You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-05 - 01:58

x86 Intel Core i7-X980 @3333 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #3, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack3slot3.osadl.org (updated Mon Jul 04, 2022 12:46:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
5413501070irq/52-eth0-rx-0-21swapper/107:09:111
541350950irq/52-eth0-rx-0-21swapper/707:05:369
497429585sleep90-21swapper/907:08:4511
12450950irq/42-ahci0-21swapper/307:05:065
12450920irq/42-ahci0-21swapper/207:08:244
541350880irq/52-eth0-rx-0-21swapper/1107:08:103
541350880irq/52-eth0-rx-0-21swapper/1007:05:262
12450840irq/42-ahci0-21swapper/807:08:5310
492727869sleep00-21swapper/007:08:130
541450710irq/53-eth0-tx-0-21swapper/407:07:026
487126253sleep50-21swapper/507:08:067
475026253sleep60-21swapper/607:06:318
5166993621cyclictest0-21swapper/010:15:500
521699310cyclictest0-21swapper/1110:26:043
516699310cyclictest0-21swapper/009:25:230
116750240irq/18-parport029143-21qemu-kvm09:25:268
521699217cyclictest13561-21chrt07:17:593
521699210cyclictest0-21swapper/1107:13:113
5213992015cyclictest9776-1kworker/10:0H11:12:452
5213992014cyclictest0-21swapper/1009:00:242
521399200cyclictest0-21swapper/1010:35:222
5213991915cyclictest25659-1kworker/10:2H09:09:442
5213991912cyclictest0-21swapper/1010:40:192
520799192cyclictest0-21swapper/908:05:3011
5216991816cyclictest7982-21sort11:35:213
5216991816cyclictest7982-21sort11:35:203
5216991816cyclictest32452-21sed10:40:223
5216991816cyclictest29589-21sed10:35:363
521699180cyclictest0-21swapper/1110:30:403
521699180cyclictest0-21swapper/1108:08:163
5213991817cyclictest0-21swapper/1011:40:182
5213991817cyclictest0-21swapper/1011:01:552
521399181cyclictest12450irq/42-ahci11:57:102
521399181cyclictest12450irq/42-ahci11:57:102
521399181cyclictest12450irq/42-ahci07:30:142
5207991816cyclictest23006-21taskset11:55:2911
5207991816cyclictest23006-21taskset11:55:2911
520799181cyclictest20545-21latency08:55:1811
520799181cyclictest0-21swapper/912:05:2011
520799181cyclictest0-21swapper/911:20:2611
520799181cyclictest0-21swapper/908:25:2111
5204991816cyclictest8249-21qemu-kvm10:15:018
5204991816cyclictest8248-21qemu-kvm10:42:598
5204991816cyclictest8248-21qemu-kvm10:35:208
5204991816cyclictest8248-21qemu-kvm10:32:528
5204991816cyclictest8248-21qemu-kvm10:12:428
5204991816cyclictest4924-21qemu-kvm07:40:138
5204991816cyclictest29144-21qemu-kvm09:40:158
5204991816cyclictest29144-21qemu-kvm09:35:138
5204991816cyclictest29144-21qemu-kvm09:20:548
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional