You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-27 - 17:24
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack3slot3.osadl.org (updated Mon May 27, 2024 12:46:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
122501130irq/42-ahci0-21swapper/307:09:105
20399210795sleep100-21swapper/1007:07:242
20325210792sleep00-21swapper/007:06:270
122501060irq/42-ahci0-21swapper/107:09:451
122501050irq/42-ahci0-21swapper/207:09:194
20283210391sleep50-21swapper/507:05:557
2063629689sleep70-21swapper/707:09:589
12250920irq/42-ahci0-21swapper/407:08:276
1105250910irq/52-eth0-rx-0-21swapper/807:05:2510
2052626965sleep90-21swapper/907:08:2311
2044326553sleep110-21swapper/1107:08:013
1747325753sleep60-21swapper/607:05:088
20791993617cyclictest0-21swapper/1110:17:523
20756993617cyclictest0-21swapper/009:15:550
2079199320cyclictest0-21swapper/1107:13:233
2079199310cyclictest0-21swapper/1109:19:233
2075699230cyclictest0-21swapper/008:17:180
2079099225cyclictest831ksoftirqd/1007:40:292
20791992120cyclictest0-21swapper/1107:22:033
2075699210cyclictest0-21swapper/009:28:000
2079199200cyclictest0-21swapper/1110:08:413
20756992018cyclictest0-21swapper/009:08:280
2079099192cyclictest831ksoftirqd/1010:45:242
20787991913cyclictest0-21swapper/707:22:589
2075699192cyclictest0-21swapper/009:21:550
20790991817cyclictest0-21swapper/1010:50:262
20790991817cyclictest0-21swapper/1007:50:152
2079099181cyclictest13450irq/18-ehci_hcd09:55:322
2079099181cyclictest12250irq/42-ahci10:08:562
2079099181cyclictest12250irq/42-ahci09:08:282
2079099181cyclictest12250irq/42-ahci07:58:122
2079099181cyclictest1105250irq/52-eth0-rx-07:33:592
2079099181cyclictest1105250irq/52-eth0-rx-07:11:362
20789991816cyclictest8413-21taskset08:19:1911
2078999181cyclictest0-21swapper/909:15:1711
2077899181cyclictest20501-21qemu-kvm07:20:117
20790991716cyclictest963-1kworker/10:1H08:41:122
20790991716cyclictest963-1kworker/10:1H08:31:532
2079099170cyclictest97092sleep1007:35:142
2079099170cyclictest90582chrt09:45:532
2079099170cyclictest90582chrt09:45:532
2079099170cyclictest83952sleep1009:00:352
2079099170cyclictest831ksoftirqd/1011:17:172
2079099170cyclictest831ksoftirqd/1009:20:282
2079099170cyclictest811rcuc/1012:25:152
2079099170cyclictest63382sleep1011:10:512
2079099170cyclictest59162sleep1010:25:452
2079099170cyclictest56812sleep1009:44:302
2079099170cyclictest53462chrt08:15:072
2079099170cyclictest50352sleep1008:57:242
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional