You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-25 - 09:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot4.osadl.org (updated Sat May 25, 2024 00:46:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
378842233213297,14sleep40-21swapper/419:06:264
3792809913389,37cyclictest463575-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
21:48:010
37928099131117,7cyclictest647810-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
00:38:200
37928099131117,7cyclictest647810-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
00:38:190
37928099125109,8cyclictest405556-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
20:22:390
37928099120104,8cyclictest387524-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
19:37:310
3792809911993,18cyclictest407627-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
20:47:460
3792809911993,18cyclictest407627-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
20:47:460
37930799117112,2cyclictest0-21swapper/520:47:465
37930799117112,2cyclictest0-21swapper/520:47:465
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional