You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-09-14 - 15:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot4.osadl.org (updated Sat Sep 14, 2024 12:46:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
200214621200,12sleep40-21swapper/407:05:334
212677721050,3sleep013-21ksoftirqd/010:15:350
20027589910573,22cyclictest64250irq/527-eth0-Tx12:30:350
20027589910489,8cyclictest2221888-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:36:080
20027589910489,8cyclictest2221888-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:36:080
2002758999910,68cyclictest47-21rcuog/410:50:230
2002758999670,14cyclictest2221888-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
11:51:130
22834482950,3sleep30-21swapper/312:15:223
23155232900,6sleep20-21swapper/212:37:282
2002758999063,15cyclictest64350irq/528-eth0-Tx10:10:300
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional