You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-25 - 09:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack3slot4.osadl.org (updated Sat May 25, 2024 00:46:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
378842233213297,14sleep40-21swapper/419:06:264
3792809913389,37cyclictest463575-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
21:48:010
37928099131117,7cyclictest647810-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
00:38:200
37928099131117,7cyclictest647810-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
00:38:190
37928099125109,8cyclictest405556-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
20:22:390
37928099120104,8cyclictest387524-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
19:37:310
3792809911993,18cyclictest407627-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
20:47:460
3792809911993,18cyclictest407627-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
20:47:460
37930799117112,2cyclictest0-21swapper/520:47:465
37930799117112,2cyclictest0-21swapper/520:47:465
379280991171,61cyclictest474913-21kworker/0:2+events@
igb_watchdog_task
21:55:490
49468921150,3sleep20-21swapper/222:10:532
49468921150,3sleep20-21swapper/222:10:522
37930799115108,3cyclictest0-21swapper/521:48:015
379280991131,73cyclictest13-21ksoftirqd/000:00:330
3792979910894,7cyclictest605889-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
23:57:043
3792979910894,7cyclictest605889-21kworker/u12:4+events_unbound@
flush_memcg_stats_dwork
23:57:043
3793079910599,3cyclictest0-21swapper/523:18:155
3792929910591,7cyclictest542218-21kworker/u12:3+events_unbound@
flush_memcg_stats_dwork
23:28:182
3792809910580,18cyclictest561428-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
23:18:150
3793019910080,10cyclictest570250-21sh23:20:254
3792809910069,5cyclictest551276-21kworker/0:0+events@
igb_watchdog_task
00:25:450
379301999985,8cyclictest551304-21ssh23:03:124
379280999913,51cyclictest66250irq/529-eth0-Tx22:56:110
379292999783,7cyclictest588778-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
23:46:162
379292999681,7cyclictest426593-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
21:17:512
379292999681,7cyclictest426593-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
21:17:502
6087762950,6sleep122-21rcuc/123:55:171
6087762950,6sleep122-21rcuc/123:55:161
379280999571,17cyclictest372165-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
19:27:300
379280999571,17cyclictest372165-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
19:27:300
379280999558,6cyclictest413700-21kworker/0:1+events@
igb_watchdog_task
20:35:430
379280999558,6cyclictest413700-21kworker/0:1+events@
igb_watchdog_task
20:35:430
379307999489,2cyclictest0-21swapper/519:27:305
379307999489,2cyclictest0-21swapper/519:27:305
379292999377,7cyclictest457822-21kworker/u12:0+events_unbound@
flush_memcg_stats_dwork
21:43:012
379280999363,5cyclictest551276-21kworker/0:0+events@
igb_watchdog_task
00:15:160
379280999246,15cyclictest551276-21kworker/0:0+events@
igb_watchdog_task
23:30:010
379280999245,15cyclictest551276-21kworker/0:0+events@
igb_watchdog_task
00:10:350
379307999184,3cyclictest0-21swapper/519:12:275
379280999164,6cyclictest603209-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
23:52:000
379280999164,6cyclictest603209-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
23:52:000
379280999138,26cyclictest66050irq/527-eth0-Tx21:50:150
37928099912,74cyclictest551276-21kworker/0:0+events@
igb_watchdog_task
23:35:480
379287999075,8cyclictest478650-21kworker/u12:2+events_unbound@
flush_memcg_stats_dwork
22:03:011
379280999074,8cyclictest391477-21kworker/u12:1+events_unbound@
flush_memcg_stats_dwork
20:07:360
379280998921,46cyclictest0-21swapper/023:44:460
379280998921,46cyclictest0-21swapper/023:44:450
379307998883,2cyclictest0-21swapper/523:23:165
379307998881,3cyclictest0-21swapper/522:18:055
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional