You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-12-11 - 08:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot6s.osadl.org (updated Wed Dec 11, 2024 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
25007212096,19sleep00-21swapper/019:09:440
24142212096,16sleep10-21swapper/119:05:201
25022211897,15sleep30-21swapper/319:09:553
24974211796,16sleep20-21swapper/219:09:182
173992830,1sleep20-21swapper/221:18:062
173992830,1sleep20-21swapper/221:18:062
291472810,0sleep10-21swapper/123:42:581
174972740,1sleep20-21swapper/222:25:002
201722730,0sleep10-21swapper/100:38:471
314772700,0sleep00-21swapper/023:11:480
293662530,1sleep30-21swapper/320:40:043
318222260,1sleep3381ktimersoftd/323:12:193
74612250,1sleep30-21swapper/321:40:273
87672230,1sleep1221ktimersoftd/100:26:481
45572230,1sleep20-21swapper/200:23:042
2505699221,19cyclictest0-21swapper/000:10:130
242082220,1sleep3381ktimersoftd/300:10:193
2505999210,19cyclictest0-21swapper/321:15:113
2505999210,19cyclictest0-21swapper/321:15:113
2505899210,19cyclictest0-21swapper/200:15:112
2505699210,2cyclictest0-21swapper/023:40:130
2505999200,2cyclictest0-21swapper/323:35:123
2505899200,2cyclictest0-21swapper/223:40:132
2505899200,2cyclictest0-21swapper/200:25:112
2505799200,18cyclictest0-21swapper/121:15:111
2505799200,18cyclictest0-21swapper/121:15:111
2505699200,2cyclictest0-21swapper/021:45:110
2505699200,2cyclictest0-21swapper/019:55:130
2505699190,2cyclictest0-21swapper/022:05:120
124762190,0sleep10-21swapper/122:19:541
2505799182,2cyclictest8967-21diskmemload22:05:041
2505799182,2cyclictest8967-21diskmemload21:49:051
25056991813,3cyclictest24434-21kworker/u8:122:11:050
214382180,0sleep20-21swapper/222:28:452
92272170,0sleep00-21swapper/021:10:060
2505899170,2cyclictest0-21swapper/222:05:122
25057991714,2cyclictest714-21kworker/u8:323:36:051
25056991714,2cyclictest24510-21kworker/u8:222:44:040
25059991612,2cyclictest30805-21ssh22:38:133
2505999160,14cyclictest4182-21cat19:35:253
25058991612,2cyclictest0-21swapper/219:30:142
25058991611,3cyclictest3007-21lldpd21:05:122
2505799161,3cyclictest16920-21iostat23:30:131
25057991613,2cyclictest14193-21kworker/u8:223:02:021
2505799160,14cyclictest0-21swapper/122:45:121
25056991611,3cyclictest0-21swapper/022:54:060
148322160,1sleep00-21swapper/000:33:210
73112150,0sleep20-21swapper/222:14:262
2505999151,3cyclictest15264-21iostat_ios22:55:173
2505999151,12cyclictest9442-21aten2.4_r3power21:10:143
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional