You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-20 - 22:19

ARM Broadcom BCM2711 @1500 MHz, Linux 5.10.52-rt47-v7l (Profile)

Latency plot of system in rack #4, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100, highest latencies:
System rack4slot1.osadl.org (updated Mon Mar 20, 2023 11:05:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1028221460,3sleep20-21swapper/209:58:122
1028221460,3sleep20-21swapper/209:58:122
2247721210,3sleep20-21swapper/209:38:132
532321200,2sleep173-21kswapd009:53:201
532321200,2sleep173-21kswapd009:53:201
2053421120,4sleep00-21swapper/009:37:030
2053421120,4sleep00-21swapper/009:37:030
2248321040,2sleep30-21swapper/309:38:153
725021000,1sleep1201rcuc/109:23:131
725021000,1sleep1201rcuc/109:23:131
1031321000,2sleep30-21swapper/308:27:433
1031321000,2sleep30-21swapper/308:27:433
291512930,2sleep30-21swapper/310:48:383
291512930,2sleep30-21swapper/310:48:383
215022910,2chrt0-21swapper/008:53:090
215022910,2chrt0-21swapper/008:53:090
71582900,3chrt0-21swapper/309:23:113
71582900,3chrt0-21swapper/309:23:113
190102900,6sleep333-21ksoftirqd/309:34:533
190102900,6sleep333-21ksoftirqd/309:34:533
47862890,3sleep00-21swapper/010:57:440
47862890,3sleep00-21swapper/010:57:440
295802850,3sleep10-21swapper/109:13:111
295802850,3sleep10-21swapper/109:13:111
135262850,2sleep30-21swapper/308:33:103
135262850,2sleep30-21swapper/308:33:103
28932820,4sleep20-21swapper/210:55:092
28932820,4sleep20-21swapper/210:55:092
304962800,2chrt0-21swapper/310:18:113
304962800,2chrt0-21swapper/310:18:113
281722770,3chrt73-21kswapd007:48:102
181412770,2chrt17422-21/usr/sbin/munin07:23:040
181412770,2chrt17422-21/usr/sbin/munin07:23:040
151702760,2sleep00-21swapper/009:31:400
247802740,3sleep224413-21/usr/sbin/munin09:02:592
247802740,3sleep224413-21/usr/sbin/munin09:02:592
261692730,5chrt0-21swapper/007:43:100
261692730,5chrt0-21swapper/007:43:100
108122720,3sleep30-21swapper/308:27:593
108122720,3sleep30-21swapper/308:27:593
61132700,3sleep30-21swapper/309:54:033
61132700,3sleep30-21swapper/309:54:033
33542680,3sleep20-21swapper/209:52:252
33542680,3sleep20-21swapper/209:52:252
189222660,3sleep20-21swapper/210:38:242
189222660,3sleep20-21swapper/210:38:242
266592630,4sleep20-21swapper/210:14:322
266592630,4sleep20-21swapper/210:14:322
187042620,4sleep30-21swapper/310:07:183
187042620,4sleep30-21swapper/310:07:183
119392620,5sleep30-21swapper/309:28:053
67412580,3sleep20-21swapper/210:58:302
67412580,3sleep20-21swapper/210:58:302
56122580,2sleep05732-21cat10:58:050
56122580,2sleep05732-21cat10:58:050
103482580,3sleep30-21swapper/309:58:143
103482580,3sleep30-21swapper/309:58:143
216702550,4chrt0-21swapper/310:09:313
216702550,4chrt0-21swapper/310:09:313
22382540,2chrt0-21swapper/309:18:163
269722480,2sleep20-21swapper/210:47:412
269722480,2sleep20-21swapper/210:47:412
265022480,3chrt0-21swapper/009:43:020
135612480,4chrt0-21swapper/207:12:572
135612480,4chrt0-21swapper/207:12:572
199832470,3sleep00-21swapper/007:28:020
121892470,3chrt0-21swapper/010:00:270
121892470,3chrt0-21swapper/010:00:270
29422460,3chrt0-21swapper/310:23:103
29422460,3chrt0-21swapper/310:23:103
162862460,3sleep00-21swapper/010:36:500
162862460,3sleep00-21swapper/010:36:500
13453994620,18cyclictest21-21ksoftirqd/109:57:551
13453994620,18cyclictest21-21ksoftirqd/109:57:551
1345299462,39cyclictest10760-21snmpd07:47:560
311822450,3chrt0-21swapper/210:51:232
311822450,3chrt0-21swapper/210:51:232
1345399454,8cyclictest131rcu_preempt10:17:571
1345399454,8cyclictest131rcu_preempt10:17:571
1345399443,6cyclictest131rcu_preempt07:42:541
1345399443,6cyclictest131rcu_preempt07:42:541
137332430,3chrt0-21swapper/211:06:062
13454994321,8cyclictest131rcu_preempt10:03:002
13454994321,8cyclictest131rcu_preempt10:03:002
1345399412,28cyclictest28045-21diskmemload10:48:021
1345399412,28cyclictest28045-21diskmemload10:48:021
188062400,3sleep00-21swapper/010:07:270
188062400,3sleep00-21swapper/010:07:270
1345499402,34cyclictest10760-21snmpd07:42:552
1345499402,34cyclictest10760-21snmpd07:42:552
1345399401,29cyclictest32578-21sh10:52:591
1345399401,29cyclictest32578-21sh10:52:591
1345299403,32cyclictest6171-21ssh09:22:580
1345299403,32cyclictest6171-21ssh09:22:580
310702390,4sleep10-21swapper/107:57:501
270182390,2sleep00-21swapper/010:15:020
270182390,2sleep00-21swapper/010:15:020
173492380,4sleep30-21swapper/310:37:573
173492380,4sleep30-21swapper/310:37:573
162692380,4chrt0-21swapper/310:36:493
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional