You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-18 - 19:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 792 highest latencies:
System rack4slot1.osadl.org (updated Thu Apr 18, 2024 07:45:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1406521620,4chrt0-21swapper/207:12:402
1406521620,4chrt0-21swapper/207:12:402
190012980,1sleep012-21ksoftirqd/007:22:510
190012980,1sleep012-21ksoftirqd/007:22:510
1462799807,55cyclictest32607-21snmpd07:37:382
1462799807,55cyclictest32607-21snmpd07:37:382
139492424,24sleep30-21swapper/307:12:383
139492424,24sleep30-21swapper/307:12:383
1462099395,28cyclictest32607-21snmpd07:27:340
1462099395,28cyclictest32607-21snmpd07:27:340
140472354,20sleep173-21kswapd007:12:401
140472354,20sleep173-21kswapd007:12:401
211552300,2sleep221275-21vmstat07:27:522
211552300,2sleep221275-21vmstat07:27:522
14620993016,11cyclictest0-21swapper/007:22:330
139192285,13sleep00-21swapper/007:12:340
139192285,13sleep00-21swapper/007:12:340
1462199261,3cyclictest131rcu_preempt07:27:341
1462199261,3cyclictest131rcu_preempt07:27:341
1462199230,3cyclictest131rcu_preempt07:37:551
1462199230,3cyclictest131rcu_preempt07:37:551
1462099231,15cyclictest26226-21kernelversion07:42:410
1462099231,15cyclictest26226-21kernelversion07:42:410
1462199222,16cyclictest18019-21apt-get07:22:341
1462199222,16cyclictest18019-21apt-get07:22:341
1462099221,10cyclictest21970-21/usr/sbin/munin07:32:370
1462099221,10cyclictest16060-21fschecks_count07:17:400
1462799212,14cyclictest32607-21snmpd07:22:332
14627992113,5cyclictest25957-21fschecks_count07:42:382
14627992113,5cyclictest25957-21fschecks_count07:42:382
1462199200,3cyclictest131rcu_preempt07:22:161
1462199200,3cyclictest131rcu_preempt07:22:161
1463099191,13cyclictest0-21swapper/307:37:433
1463099191,13cyclictest0-21swapper/307:37:433
1462199195,11cyclictest22441-21latency07:32:401
1462099191,8cyclictest25528-21cron07:42:240
1462099191,8cyclictest25528-21cron07:42:240
1462199181,12cyclictest26550-21grep07:42:461
1462199181,12cyclictest26550-21grep07:42:461
1462799171,13cyclictest22203-21uniq07:32:372
1462799171,11cyclictest17622-21latency_hist07:22:342
1462799171,11cyclictest17622-21latency_hist07:22:342
14627991710,5cyclictest17947-21latency_hist07:22:312
1463099169,5cyclictest0-21swapper/307:22:503
1463099169,5cyclictest0-21swapper/307:22:503
1463099161,10cyclictest17896-21chrt07:22:293
1463099161,10cyclictest17896-21chrt07:22:293
1463099131,6cyclictest0-21swapper/307:27:343
1463099131,6cyclictest0-21swapper/307:27:343
1463099122,7cyclictest0-21swapper/307:42:413
1463099122,7cyclictest0-21swapper/307:42:413
1463099122,7cyclictest0-21swapper/307:32:373
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional