You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-26 - 07:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack4slot4.osadl.org (updated Sun May 26, 2024 00:46:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71620rcu_preempt0-21swapper/000:37:260
71620rcu_preempt0-21swapper/000:37:260
11484995520cyclictest0-21swapper/000:07:480
11484995520cyclictest0-21swapper/000:07:480
11484995520cyclictest0-21swapper/000:07:480
100550510irq/38-i2c-mpc0-21swapper/023:30:550
100550510irq/38-i2c-mpc0-21swapper/023:30:550
71430rcu_preempt0-21swapper/000:22:420
71430rcu_preempt0-21swapper/000:22:420
71420rcu_preempt0-21swapper/122:38:591
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional