You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-12 - 12:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack4slot4.osadl.org (updated Sat Jul 12, 2025 00:52:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71570rcu_preempt0-21swapper/022:55:080
71570rcu_preempt0-21swapper/022:55:080
71510rcu_preempt0-21swapper/000:53:460
71510rcu_preempt0-21swapper/000:53:460
46050500irq/122-QManpo20417-2109:24:360
71490rcu_preempt0-21swapper/022:45:070
71490rcu_preempt0-21swapper/022:45:070
46050490irq/122-QManpo20073-2109:24:360
99650430irq/38-i2c-mpc28265-21ssh00:21:470
99650430irq/38-i2c-mpc28265-21ssh00:21:470
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional