You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-17 - 20:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Mon Nov 17, 2025 12:54:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71660rcu_preempt0-21swapper/013:09:510
71660rcu_preempt0-21swapper/013:09:510
71660rcu_preempt0-21swapper/013:09:510
71630rcu_preempt0-21swapper/011:12:420
71630rcu_preempt0-21swapper/011:12:420
71630rcu_preempt0-21swapper/011:12:420
280192610chrt46650irq/116-QMan09:24:363
280192610chrt46650irq/116-QMan09:24:363
280192610chrt46650irq/116-QMan09:24:363
71440rcu_preempt0-21swapper/211:32:382
71440rcu_preempt0-21swapper/211:32:382
46050410irq/122-QManpo18077-2109:24:360
46050410irq/122-QManpo18077-2109:24:360
46050410irq/122-QManpo18077-2109:24:360
71400rcu_preempt29094-21sh11:04:120
71400rcu_preempt29094-21sh11:04:120
71400rcu_preempt0-21swapper/009:48:200
71400rcu_preempt0-21swapper/009:48:200
71400rcu_preempt0-21swapper/009:48:200
71390rcu_preempt18934-21/usr/sbin/munin11:47:591
71390rcu_preempt18934-21/usr/sbin/munin11:47:591
71390rcu_preempt18934-21/usr/sbin/munin11:47:591
71390rcu_preempt0-21swapper/012:55:420
71390rcu_preempt0-21swapper/012:55:420
46050390irq/122-QManpo15305-2109:24:360
46050390irq/122-QManpo15305-2109:24:360
71380rcu_preempt2579-1sh10:12:551
71380rcu_preempt2579-1sh10:12:551
71380rcu_preempt0-21swapper/311:47:503
71380rcu_preempt0-21swapper/311:47:503
71380rcu_preempt0-21swapper/311:47:503
71380rcu_preempt0-21swapper/211:44:562
71380rcu_preempt0-21swapper/211:44:562
71380rcu_preempt0-21swapper/211:12:432
71380rcu_preempt0-21swapper/211:12:432
71380rcu_preempt0-21swapper/211:12:432
71380rcu_preempt0-21swapper/012:22:120
71380rcu_preempt0-21swapper/012:22:120
46050380irq/122-QManpo12695-2109:24:360
46050380irq/122-QManpo12695-2109:24:360
46050380irq/122-QManpo12695-2109:24:360
71370rcu_preempt27237-21ssh11:01:341
71370rcu_preempt27237-21ssh11:01:341
71370rcu_preempt18077-21apt-get11:47:592
71370rcu_preempt18077-21apt-get11:47:592
71370rcu_preempt18077-21apt-get11:47:592
71370rcu_preempt12669-21ssh10:32:540
71370rcu_preempt12669-21ssh10:32:540
71370rcu_preempt12669-21ssh10:32:540
71370rcu_preempt0-21swapper/210:37:582
71370rcu_preempt0-21swapper/210:37:582
71370rcu_preempt0-21swapper/209:53:272
71370rcu_preempt0-21swapper/209:53:272
71370rcu_preempt0-21swapper/111:38:421
71370rcu_preempt0-21swapper/111:38:421
71370rcu_preempt0-21swapper/011:08:260
71370rcu_preempt0-21swapper/011:08:260
71370rcu_preempt0-21swapper/011:08:260
46050370irq/122-QManpo4240-210
46050370irq/122-QManpo4240-210
46050370irq/122-QManpo26283-2109:24:360
46050370irq/122-QManpo26283-2109:24:360
46050370irq/122-QManpo19921-210
46050370irq/122-QManpo19921-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
201892370sleep015086-1kworker/0:0H12:51:020
201892370sleep015086-1kworker/0:0H12:51:020
71360rcu_preempt7712-21cat11:27:350
71360rcu_preempt7712-21cat11:27:350
71360rcu_preempt3887-21taskset11:18:570
71360rcu_preempt3887-21taskset11:18:570
71360rcu_preempt3887-21taskset11:18:570
71360rcu_preempt15988-21cyclictest09:59:591
71360rcu_preempt15988-21cyclictest09:59:591
71360rcu_preempt14185-1kworker/1:0H09:37:311
71360rcu_preempt14185-1kworker/1:0H09:37:311
71360rcu_preempt14185-1kworker/1:0H09:37:311
71360rcu_preempt0-21swapper/311:32:503
71360rcu_preempt0-21swapper/311:32:503
71360rcu_preempt0-21swapper/311:18:543
71360rcu_preempt0-21swapper/311:18:543
71360rcu_preempt0-21swapper/311:18:543
71360rcu_preempt0-21swapper/211:29:082
71360rcu_preempt0-21swapper/211:29:082
71360rcu_preempt0-21swapper/108:52:431
71360rcu_preempt0-21swapper/108:52:431
71360rcu_preempt0-21swapper/108:17:451
71360rcu_preempt0-21swapper/108:17:451
71360rcu_preempt0-21swapper/012:59:010
71360rcu_preempt0-21swapper/012:59:010
71360rcu_preempt0-21swapper/012:59:010
71360rcu_preempt0-21swapper/012:35:330
71360rcu_preempt0-21swapper/012:35:330
71360rcu_preempt0-21swapper/011:52:420
71360rcu_preempt0-21swapper/011:52:420
71360rcu_preempt0-21swapper/011:29:560
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional