You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-01-18 - 12:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sat Jan 18, 2025 00:51:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71680rcu_preempt0-21swapper/300:19:503
71680rcu_preempt0-21swapper/300:19:503
71680rcu_preempt0-21swapper/300:19:503
71670rcu_preempt0-21swapper/001:01:010
71670rcu_preempt0-21swapper/001:01:010
71650rcu_preempt0-21swapper/300:13:203
71650rcu_preempt0-21swapper/300:13:203
71650rcu_preempt0-21swapper/300:13:203
71640rcu_preempt0-21swapper/322:22:373
71640rcu_preempt0-21swapper/322:22:373
71590rcu_preempt0-21swapper/022:53:020
71590rcu_preempt0-21swapper/022:53:020
71560rcu_preempt0-21swapper/022:27:320
71560rcu_preempt0-21swapper/022:27:320
71560rcu_preempt0-21swapper/022:27:320
71560rcu_preempt0-21swapper/000:02:500
71560rcu_preempt0-21swapper/000:02:500
71530rcu_preempt0-21swapper/023:47:020
71530rcu_preempt0-21swapper/023:47:020
71530rcu_preempt0-21swapper/023:47:020
71530rcu_preempt0-21swapper/021:46:040
71530rcu_preempt0-21swapper/021:46:040
71510rcu_preempt0-21swapper/100:53:411
71510rcu_preempt0-21swapper/100:53:411
71470rcu_preempt0-21swapper/101:06:521
71470rcu_preempt0-21swapper/101:06:521
71450rcu_preempt0-21swapper/221:42:032
71450rcu_preempt0-21swapper/221:42:032
1599450migration/025434-21taskset01:06:460
1599450migration/025434-21taskset01:06:460
71440rcu_preempt0-21swapper/322:14:373
71440rcu_preempt0-21swapper/322:14:373
71440rcu_preempt0-21swapper/322:14:373
71440rcu_preempt0-21swapper/022:23:130
71440rcu_preempt0-21swapper/022:23:130
71430rcu_preempt0-21swapper/322:36:343
71430rcu_preempt0-21swapper/322:36:343
71430rcu_preempt0-21swapper/322:36:343
71420rcu_preempt0-21swapper/222:21:572
71420rcu_preempt0-21swapper/222:21:572
71410rcu_preempt0-21swapper/323:31:333
71410rcu_preempt0-21swapper/323:31:333
71410rcu_preempt0-21swapper/322:17:183
71410rcu_preempt0-21swapper/322:17:183
71410rcu_preempt0-21swapper/023:15:480
71410rcu_preempt0-21swapper/023:15:480
71400rcu_preempt0-21swapper/323:12:033
71400rcu_preempt0-21swapper/323:12:033
71400rcu_preempt0-21swapper/321:51:043
71400rcu_preempt0-21swapper/321:51:043
71400rcu_preempt0-21swapper/300:32:393
71400rcu_preempt0-21swapper/300:32:393
71400rcu_preempt0-21swapper/023:52:170
71400rcu_preempt0-21swapper/023:52:170
71390rcu_preempt20709-21copy23:51:573
71390rcu_preempt20709-21copy23:51:573
71390rcu_preempt20709-21copy23:51:573
71390rcu_preempt16171-21/usr/sbin/munin23:42:232
71390rcu_preempt16171-21/usr/sbin/munin23:42:232
71390rcu_preempt0-21swapper/320:12:193
71390rcu_preempt0-21swapper/320:12:193
71390rcu_preempt0-21swapper/222:27:032
71390rcu_preempt0-21swapper/222:27:032
71390rcu_preempt0-21swapper/222:27:032
71390rcu_preempt0-21swapper/122:27:211
71390rcu_preempt0-21swapper/122:27:211
71390rcu_preempt0-21swapper/122:27:211
71390rcu_preempt0-21swapper/023:58:310
71390rcu_preempt0-21swapper/023:58:310
71390rcu_preempt0-21swapper/023:33:040
71390rcu_preempt0-21swapper/023:33:040
71390rcu_preempt0-21swapper/023:33:040
71390rcu_preempt0-21swapper/022:36:530
71390rcu_preempt0-21swapper/022:36:530
71390rcu_preempt0-21swapper/022:36:530
71390rcu_preempt0-21swapper/021:32:190
71390rcu_preempt0-21swapper/021:32:190
71380rcu_preempt29852-21kworker/3:421:37:033
71380rcu_preempt29852-21kworker/3:421:37:033
71380rcu_preempt14743-21diskmemload22:58:450
71380rcu_preempt14743-21diskmemload22:58:450
71380rcu_preempt14743-21diskmemload22:58:450
71380rcu_preempt0-21swapper/323:54:393
71380rcu_preempt0-21swapper/323:54:393
71380rcu_preempt0-21swapper/323:18:563
71380rcu_preempt0-21swapper/323:18:563
71380rcu_preempt0-21swapper/323:18:563
71380rcu_preempt0-21swapper/222:26:562
71380rcu_preempt0-21swapper/222:26:562
71380rcu_preempt0-21swapper/020:19:200
71380rcu_preempt0-21swapper/020:19:200
71370rcu_preempt0-21swapper/323:02:223
71370rcu_preempt0-21swapper/323:02:223
71370rcu_preempt0-21swapper/323:02:223
71370rcu_preempt0-21swapper/200:11:552
71370rcu_preempt0-21swapper/200:11:552
71370rcu_preempt0-21swapper/023:25:170
71370rcu_preempt0-21swapper/023:25:170
71370rcu_preempt0-21swapper/023:25:170
71370rcu_preempt0-21swapper/022:37:360
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional