You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-25 - 07:35
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sat May 25, 2024 00:46:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71510rcu_preempt26003-21runrttasks23:02:512
71510rcu_preempt26003-21runrttasks23:02:512
71470rcu_preempt20393-1kworker/1:2H20:17:321
71470rcu_preempt20393-1kworker/1:2H20:17:321
71440rcu_preempt0-21swapper/221:32:382
71440rcu_preempt0-21swapper/221:32:382
71440rcu_preempt0-21swapper/221:32:382
46050430irq/122-QManpo0-210
46050430irq/122-QManpo0-210
71420rcu_preempt0-21swapper/223:41:542
71420rcu_preempt0-21swapper/223:41:542
71420rcu_preempt0-21swapper/223:41:542
71410rcu_preempt0-21swapper/221:28:302
71410rcu_preempt0-21swapper/221:28:302
71410rcu_preempt0-21swapper/120:17:381
71410rcu_preempt0-21swapper/120:17:381
71400rcu_preempt0-21swapper/123:27:421
71400rcu_preempt0-21swapper/123:27:421
71400rcu_preempt0-21swapper/123:27:421
71390rcu_preempt23213-21copy20:17:453
71390rcu_preempt23213-21copy20:17:453
71390rcu_preempt0-21swapper/200:11:442
71390rcu_preempt0-21swapper/200:11:442
1599390migration/02088-21mailstats20:58:010
1599390migration/02088-21mailstats20:58:010
71380rcu_preempt28401-21kworker/u8:121:54:112
71380rcu_preempt28401-21kworker/u8:121:54:112
71380rcu_preempt25503-1kworker/2:1H22:19:512
71380rcu_preempt25503-1kworker/2:1H22:19:512
71380rcu_preempt22969-21apt-get22:57:292
71380rcu_preempt22969-21apt-get22:57:292
71380rcu_preempt0-21swapper/220:37:372
71380rcu_preempt0-21swapper/220:37:372
71380rcu_preempt0-21swapper/123:44:391
71380rcu_preempt0-21swapper/123:44:391
46250380irq/120-QManpo9620-2109:24:361
46250380irq/120-QManpo9620-2109:24:361
46050380irq/122-QManpo28152-2109:24:360
46050380irq/122-QManpo28152-2109:24:360
46050380irq/122-QManpo18674-2109:24:360
46050380irq/122-QManpo18674-2109:24:360
46050380irq/122-QManpo18674-2109:24:360
46050380irq/122-QManpo14430-2109:24:360
46050380irq/122-QManpo14430-2109:24:360
99650370irq/38-i2c-mpc0-21swapper/000:38:590
99650370irq/38-i2c-mpc0-21swapper/000:38:590
71370rcu_preempt6019-1kworker/2:0H23:32:312
71370rcu_preempt6019-1kworker/2:0H23:32:312
71370rcu_preempt6019-1kworker/2:0H23:32:312
71370rcu_preempt17027-21sh21:42:302
71370rcu_preempt17027-21sh21:42:302
71370rcu_preempt0-21swapper/322:10:163
71370rcu_preempt0-21swapper/322:10:163
71370rcu_preempt0-21swapper/319:58:433
71370rcu_preempt0-21swapper/319:58:433
71370rcu_preempt0-21swapper/319:58:433
71370rcu_preempt0-21swapper/300:17:563
71370rcu_preempt0-21swapper/300:17:563
71370rcu_preempt0-21swapper/223:36:572
71370rcu_preempt0-21swapper/223:36:572
71370rcu_preempt0-21swapper/222:24:412
71370rcu_preempt0-21swapper/222:24:412
71370rcu_preempt0-21swapper/222:04:172
71370rcu_preempt0-21swapper/222:04:172
71370rcu_preempt0-21swapper/222:04:172
71370rcu_preempt0-21swapper/221:44:182
71370rcu_preempt0-21swapper/221:44:182
71370rcu_preempt0-21swapper/119:54:431
71370rcu_preempt0-21swapper/119:54:431
71370rcu_preempt0-21swapper/119:54:431
71370rcu_preempt0-21swapper/022:27:040
71370rcu_preempt0-21swapper/022:27:040
46650370irq/116-QManpo20702-2109:24:363
46650370irq/116-QManpo20702-2109:24:363
46450370irq/118-QManpo0-2109:24:362
46450370irq/118-QManpo0-2109:24:362
46050370irq/122-QManpo12215-2109:24:360
46050370irq/122-QManpo12215-2109:24:360
46050370irq/122-QManpo12215-2109:24:360
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
132392370sleep011862-1kworker/0:0H21:34:090
132392370sleep011862-1kworker/0:0H21:34:090
132392370sleep011862-1kworker/0:0H21:34:090
132202370sleep346650irq/116-QMan09:24:363
132202370sleep346650irq/116-QMan09:24:363
71360rcu_preempt6383-21/usr/sbin/munin23:27:473
71360rcu_preempt6383-21/usr/sbin/munin23:27:473
71360rcu_preempt6383-21/usr/sbin/munin23:27:473
71360rcu_preempt28289-21diskmemload23:07:383
71360rcu_preempt28289-21diskmemload23:07:383
71360rcu_preempt11949-21kworker/2:222:44:232
71360rcu_preempt11949-21kworker/2:222:44:232
71360rcu_preempt10484-1kworker/2:1H00:56:162
71360rcu_preempt10484-1kworker/2:1H00:56:162
71360rcu_preempt10484-1kworker/2:1H00:56:162
71360rcu_preempt0-21swapper/322:46:293
71360rcu_preempt0-21swapper/322:46:293
71360rcu_preempt0-21swapper/319:50:383
71360rcu_preempt0-21swapper/319:50:383
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional