You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-27 - 13:25
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack4slot4.osadl.org (updated Sat Apr 27, 2024 00:46:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71680rcu_preempt0-21swapper/123:12:551
71680rcu_preempt0-21swapper/123:12:551
71680rcu_preempt0-21swapper/123:12:551
71630rcu_preempt0-21swapper/123:06:331
71630rcu_preempt0-21swapper/123:06:331
71570rcu_preempt0-21swapper/121:07:061
71570rcu_preempt0-21swapper/121:07:061
71470rcu_preempt10813-1kworker/0:1H00:07:030
71470rcu_preempt10813-1kworker/0:1H00:07:030
46050450irq/122-QManpo0-210
46050450irq/122-QManpo0-210
71420rcu_preempt0-21swapper/021:39:210
71420rcu_preempt0-21swapper/021:39:210
100550410irq/38-i2c-mpc181ksoftirqd/123:35:271
100550410irq/38-i2c-mpc181ksoftirqd/123:35:271
71400rcu_preempt0-21swapper/023:22:430
71400rcu_preempt0-21swapper/023:22:430
71400rcu_preempt0-21swapper/023:22:430
71400rcu_preempt0-21swapper/023:10:450
71400rcu_preempt0-21swapper/023:10:450
71400rcu_preempt0-21swapper/023:10:450
46650400irq/116-QManpo13979-2109:24:363
46650400irq/116-QManpo13979-2109:24:363
71390rcu_preempt31650-21aten_r4power_vo00:32:101
71390rcu_preempt31650-21aten_r4power_vo00:32:101
71390rcu_preempt10501-21taskset22:54:051
71390rcu_preempt10501-21taskset22:54:051
71390rcu_preempt10501-21taskset22:54:051
71390rcu_preempt0-21swapper/300:07:023
71390rcu_preempt0-21swapper/300:07:023
71390rcu_preempt0-21swapper/200:57:312
71390rcu_preempt0-21swapper/200:57:312
71390rcu_preempt0-21swapper/100:56:281
71390rcu_preempt0-21swapper/100:56:281
71380rcu_preempt0-21swapper/223:10:522
71380rcu_preempt0-21swapper/223:10:522
71380rcu_preempt0-21swapper/223:10:522
71380rcu_preempt0-21swapper/120:27:071
71380rcu_preempt0-21swapper/120:27:071
71380rcu_preempt0-21swapper/022:07:000
71380rcu_preempt0-21swapper/022:07:000
71380rcu_preempt0-21swapper/022:07:000
71380rcu_preempt0-21swapper/000:44:270
71380rcu_preempt0-21swapper/000:44:270
71380rcu_preempt0-21swapper/000:44:270
71380rcu_preempt0-21swapper/000:16:570
71380rcu_preempt0-21swapper/000:16:570
46250380irq/120-QManpo13979-2109:24:361
46250380irq/120-QManpo13979-2109:24:361
46050380irq/122-QManpo11392-2109:24:360
46050380irq/122-QManpo11392-2109:24:360
71370rcu_preempt8626-21runrttasks22:55:510
71370rcu_preempt8626-21runrttasks22:55:510
71370rcu_preempt8626-21runrttasks22:55:510
71370rcu_preempt29844-21runrttasks23:29:050
71370rcu_preempt29844-21runrttasks23:29:050
71370rcu_preempt0-21swapper/121:42:071
71370rcu_preempt0-21swapper/121:42:071
71370rcu_preempt0-21swapper/121:42:071
71370rcu_preempt0-21swapper/121:35:031
71370rcu_preempt0-21swapper/121:35:031
71370rcu_preempt0-21swapper/100:07:191
71370rcu_preempt0-21swapper/100:07:191
71370rcu_preempt0-21swapper/100:07:191
71370rcu_preempt0-21swapper/021:42:300
71370rcu_preempt0-21swapper/021:42:300
71370rcu_preempt0-21swapper/021:42:300
71370rcu_preempt0-21swapper/000:21:030
71370rcu_preempt0-21swapper/000:21:030
46050370irq/122-QManpo7000-2109:24:360
46050370irq/122-QManpo7000-2109:24:360
46050370irq/122-QManpo25406-210
46050370irq/122-QManpo25406-210
46050370irq/122-QManpo25406-210
46050370irq/122-QManpo16421-10
46050370irq/122-QManpo16421-10
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
46050370irq/122-QManpo0-210
71360rcu_preempt18776-21sh22:11:053
71360rcu_preempt18776-21sh22:11:053
71360rcu_preempt17639-21ssh00:06:191
71360rcu_preempt17639-21ssh00:06:191
71360rcu_preempt1763-21/usr/sbin/munin00:37:141
71360rcu_preempt1763-21/usr/sbin/munin00:37:141
71360rcu_preempt14559-1kworker/0:0H20:50:460
71360rcu_preempt14559-1kworker/0:0H20:50:460
71360rcu_preempt0-21swapper/220:27:102
71360rcu_preempt0-21swapper/220:27:102
71360rcu_preempt0-21swapper/100:49:361
71360rcu_preempt0-21swapper/100:49:361
71360rcu_preempt0-21swapper/100:18:411
71360rcu_preempt0-21swapper/100:18:411
71360rcu_preempt0-21swapper/022:17:250
71360rcu_preempt0-21swapper/022:17:250
71360rcu_preempt0-21swapper/019:46:080
71360rcu_preempt0-21swapper/019:46:080
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional