You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-12-11 - 07:34
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot4.osadl.org (updated Wed Dec 11, 2024 00:51:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
71650rcu_preempt0-21swapper/000:04:360
71650rcu_preempt0-21swapper/000:04:360
71540rcu_preempt0-21swapper/001:06:390
71540rcu_preempt0-21swapper/001:06:390
46050490irq/122-QManpo9373-2109:24:360
71460rcu_preempt6345-21copy21:56:241
71460rcu_preempt6345-21copy21:56:241
46650420irq/116-QManpo10052-2109:24:363
46650420irq/116-QManpo10052-2109:24:363
46450420irq/118-QManpo8870-2109:24:362
46450420irq/118-QManpo8870-2109:24:362
46250420irq/120-QManpo9382-2109:24:361
46250420irq/120-QManpo9382-2109:24:361
46250420irq/120-QManpo9382-2109:24:361
71410rcu_preempt14586-21copy20:51:210
71410rcu_preempt14586-21copy20:51:210
46650410irq/116-QManpo9306-2109:24:363
71400rcu_preempt0-21swapper/119:46:271
71400rcu_preempt0-21swapper/119:46:271
71400rcu_preempt0-21swapper/119:46:271
46050390irq/122-QManpo24316-2109:24:360
46050390irq/122-QManpo24316-2109:24:360
71380rcu_preempt20408-21ssh00:22:303
71380rcu_preempt20408-21ssh00:22:303
71380rcu_preempt0-21swapper/223:51:292
71380rcu_preempt0-21swapper/223:51:292
71380rcu_preempt0-21swapper/122:26:281
71380rcu_preempt0-21swapper/122:26:281
71380rcu_preempt0-21swapper/120:01:301
71380rcu_preempt0-21swapper/120:01:301
71380rcu_preempt0-21swapper/019:46:180
71380rcu_preempt0-21swapper/019:46:180
71380rcu_preempt0-21swapper/019:46:180
71380rcu_preempt0-21swapper/001:05:070
46450380irq/118-QManpo8870-2109:24:362
46450380irq/118-QManpo8870-2109:24:362
71370rcu_preempt29926-21ssh23:41:220
71370rcu_preempt29926-21ssh23:41:220
71370rcu_preempt25773-21cyclictest23:21:140
71370rcu_preempt23150-21ssh22:27:380
71370rcu_preempt23150-21ssh22:27:380
71370rcu_preempt0-21swapper/123:43:321
71370rcu_preempt0-21swapper/123:43:321
71370rcu_preempt0-21swapper/123:03:371
71370rcu_preempt0-21swapper/123:03:371
71370rcu_preempt0-21swapper/122:04:391
71370rcu_preempt0-21swapper/122:04:391
71370rcu_preempt0-21swapper/023:16:050
71370rcu_preempt0-21swapper/023:16:050
71370rcu_preempt0-21swapper/023:16:050
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional