You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-05 - 22:06

ARM Freescale i.MX53 @500 MHz, Linux 3.12.15-rt25 (Profile)

Latency plot of system in rack #4, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l101000000 -m -n -p99 -i198 -h400 -q
Total number of samples: 101 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack4slot5.osadl.org (updated Fri Apr 19, 2019 12:43:20)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
823799629cyclictest8748-21memory0
823799628cyclictest16886-21/usr/sbin/munin0
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional