You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-22 - 22:48

x86 Intel Core i7-2600K @3400 MHz, Linux 5.9.0-rc2-rt1 (Profile)

Latency plot of system in rack #4, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100, highest latencies:
System rack4slot6.osadl.org (updated Wed Mar 22, 2023 12:44:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2900721270,4sleep2673799cyclictest09:28:592
2900721270,4sleep2673799cyclictest09:28:592
6253521060,1pltrace0-21swapper/007:06:440
625352980,88pltrace0-21swapper/107:07:241
914352890,0pltrace0-21swapper/607:11:446
625352890,80pltrace0-21swapper/507:09:015
638927660,12sleep60-21swapper/607:08:366
634727660,12sleep20-21swapper/207:08:002
614627660,12sleep30-21swapper/307:05:283
3107152730,0pltrace0-21swapper/611:06:456
613727141,16sleep70-21swapper/707:05:247
1415452700,1pltrace14158-21tail08:16:444
640526441,17sleep40-21swapper/407:08:504
23502620,0sleep60-21swapper/609:35:126
2596552430,0pltrace0-21swapper/011:01:450
676599230,12cyclictest0-21swapper/709:23:287
676599230,12cyclictest0-21swapper/709:23:287
672099231,1cyclictest0-21swapper/011:35:300
675499221,14cyclictest0-21swapper/511:20:215
6720992221,1cyclictest0-21swapper/010:15:250
62982220,3chrt676199cyclictest09:00:196
6754992110,2cyclictest0-21swapper/509:51:275
675499200,4cyclictest0-21swapper/507:39:215
2925652200,1pltrace111rcu_preempt11:40:201
675499191,12cyclictest0-21swapper/507:43:585
208012190,0sleep1181rcuc/109:53:421
1403452190,2pltrace0-21swapper/511:26:085
262052180,2pltrace43-21ksoftirqd/510:08:005
155742180,0sleep10-21swapper/110:20:171
6765991712,3cyclictest0-21swapper/710:40:027
6765991711,2cyclictest0-21swapper/711:30:537
6754991711,4cyclictest0-21swapper/509:33:285
675499170,11cyclictest0-21swapper/509:38:585
6748991713,3cyclictest0-21swapper/411:09:354
674899171,4cyclictest0-21swapper/411:46:454
6731991713,2cyclictest0-21swapper/107:26:121
586652170,1pltrace43-21ksoftirqd/510:43:555
512952170,2pltrace111rcu_preempt09:40:315
512952170,2pltrace111rcu_preempt09:40:311
2684052170,7pltrace28409-21cut07:45:151
1338552170,2pltrace111rcu_preempt09:14:371
6765991611,3cyclictest0-21swapper/708:30:507
6765991611,2cyclictest0-21swapper/708:55:097
6765991611,2cyclictest0-21swapper/707:33:247
6765991610,3cyclictest0-21swapper/708:26:357
6765991610,3cyclictest0-21swapper/707:28:367
676599161,8cyclictest0-21swapper/707:40:427
6754991611,3cyclictest0-21swapper/507:18:155
675499161,14cyclictest0-21swapper/508:30:005
6748991611,3cyclictest0-21swapper/411:41:254
6744991611,2cyclictest0-21swapper/312:03:523
6744991611,2cyclictest0-21swapper/310:19:393
6744991611,2cyclictest0-21swapper/310:10:183
6744991610,3cyclictest0-21swapper/309:32:313
6731991611,2cyclictest0-21swapper/108:04:161
6731991610,3cyclictest0-21swapper/112:00:421
673199161,8cyclictest27362-21munin-run12:40:001
673199161,4cyclictest0-21swapper/108:05:241
672099161,8cyclictest0-21swapper/007:54:010
672099160,9cyclictest0-21swapper/009:34:190
3101352160,1pltrace31920-21cpuspeed_turbos08:50:181
2809252160,2pltrace19-21ksoftirqd/110:32:041
2684052160,1pltrace43-21ksoftirqd/507:45:195
2055752160,1pltrace43-21ksoftirqd/512:36:265
1911752160,9pltrace20442-21sh11:29:141
1610952160,2pltrace18266-21/usr/sbin/munin10:55:271
1280452160,1pltrace43-21ksoftirqd/510:20:145
914352150,2pltrace11535-21gltestperf07:15:231
893352150,10pltrace9641-21ssh11:18:031
893352150,0pltrace111rcu_preempt11:18:095
706952150,10pltrace11916-21ssh11:51:161
676599159,3cyclictest0-21swapper/707:21:157
6765991510,3cyclictest0-21swapper/711:04:447
676599150,8cyclictest0-21swapper/711:05:387
676599150,8cyclictest0-21swapper/708:35:177
676199150,4cyclictest0-21swapper/610:33:066
676199150,3cyclictest0-21swapper/608:08:206
6754991510,3cyclictest0-21swapper/508:56:365
675499150,8cyclictest0-21swapper/511:51:335
675499150,3cyclictest0-21swapper/508:20:445
674899159,3cyclictest0-21swapper/407:22:484
6748991513,1cyclictest0-21swapper/410:55:244
6748991510,3cyclictest0-21swapper/411:01:134
6748991510,2cyclictest0-21swapper/410:31:124
6748991510,2cyclictest0-21swapper/410:29:094
6748991510,2cyclictest0-21swapper/409:15:524
674899150,8cyclictest0-21swapper/412:20:004
674899150,8cyclictest0-21swapper/411:15:174
674899150,3cyclictest0-21swapper/408:49:044
674899150,14cyclictest0-21swapper/408:40:134
674499159,3cyclictest0-21swapper/307:27:213
674499151,1cyclictest0-21swapper/309:51:213
674499150,3cyclictest0-21swapper/312:19:343
674499150,3cyclictest0-21swapper/310:45:493
674499150,3cyclictest0-21swapper/309:55:283
674499150,3cyclictest0-21swapper/307:50:503
673199151,13cyclictest0-21swapper/111:01:111
673199150,8cyclictest0-21swapper/112:26:431
673199150,8cyclictest0-21swapper/109:01:571
673199150,14cyclictest0-21swapper/109:25:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional