You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-30 - 05:57

x86 Intel Core i7-2600K @3400 MHz, Linux 5.9.0-rc2-rt1 (Profile)

Latency plot of system in rack #4, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h200 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot6.osadl.org (updated Mon Jan 30, 2023 00:44:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
913721300,0sleep70-21swapper/722:37:467
1147228861,14sleep60-21swapper/619:09:336
1130452880,84pltrace0-21swapper/719:07:297
3075352860,1pltrace30756-21grep00:02:123
1116028661,12sleep30-21swapper/319:05:293
515752850,7pltrace1173899cyclictest19:52:110
1135027862,12sleep50-21swapper/519:07:475
1135627761,12sleep20-21swapper/219:07:512
3254052740,1pltrace0-21swapper/323:32:133
2770752730,0pltrace0-21swapper/220:32:122
112822730,0sleep50-21swapper/521:00:255
1123627256,12sleep10-21swapper/119:06:301
1136726942,12sleep40-21swapper/419:08:024
149092680,0sleep40-21swapper/423:15:164
138042660,0sleep40-21swapper/423:15:014
1148426347,12sleep00-21swapper/019:09:420
2072052620,0pltrace20724-21pltrace-run22:17:126
1173899251,23cyclictest0-21swapper/021:50:250
191252210,0sleep30-21swapper/323:50:253
160172200,1sleep1181rcuc/121:10:161
267872180,2sleep649-21ksoftirqd/623:26:016
1210452180,1pltrace0-21swapper/121:40:011
11738991814,2cyclictest0-21swapper/000:21:340
3095452170,1pltrace19-21ksoftirqd/122:28:291
2913452170,2pltrace111rcu_preempt22:59:461
11784991711,5cyclictest0-21swapper/721:13:437
11777991711,3cyclictest0-21swapper/623:05:406
1177799170,3cyclictest0-21swapper/619:40:016
11767991711,3cyclictest0-21swapper/420:07:014
11760991711,4cyclictest0-21swapper/319:18:183
11760991711,3cyclictest0-21swapper/320:40:323
1175499179,7cyclictest241rcuc/200:20:162
11754991711,3cyclictest0-21swapper/200:08:092
1174799171,4cyclictest0-21swapper/121:50:281
11738991711,3cyclictest0-21swapper/023:25:200
3257852160,2pltrace111rcu_preempt21:59:345
3257852160,2pltrace111rcu_preempt21:59:341
3075352160,2pltrace32126-21crond00:05:001
2275752160,9pltrace0-21swapper/100:30:111
194662160,0sleep30-21swapper/319:20:183
1382552160,2pltrace111rcu_preempt22:44:291
11784991611,3cyclictest0-21swapper/723:30:007
11784991611,3cyclictest0-21swapper/719:41:317
11784991611,3cyclictest0-21swapper/719:39:167
1178499160,9cyclictest0-21swapper/721:53:297
11777991611,2cyclictest0-21swapper/622:49:586
11777991610,3cyclictest0-21swapper/623:03:506
1177799161,3cyclictest0-21swapper/623:21:086
1177199161,3cyclictest0-21swapper/520:16:535
1177199160,14cyclictest28485-21chrt22:56:035
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional