You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 18:46

x86 Intel Core i7-975 @3333 MHz, Linux 5.4.17-rt9 (Profile)

Latency plot of system in rack #5, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a -t5 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, Linux 4.9.20-rt16, x86_64 highest latencies:
System rack5slot1.osadl.org (updated Tue Feb 07, 2023 12:44:12)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
21073391230,0EcMasterDemoSyn21082-21wc11:04:061
8168391200,4EcMasterDemoSyn207699cyclictest08:21:511
70052810,1sleep50-21swapper/510:53:055
140372700,0sleep50-21swapper/510:34:325
132802660,1sleep09-21ksoftirqd/011:45:500
46742640,0sleep50-21swapper/511:40:185
109739640,0EcMasterDemoSyn1103-21runintdemo5min10:48:530
283552610,0sleep20-21swapper/208:00:212
197132610,0sleep00-21swapper/010:14:120
262042600,1sleep00-21swapper/009:54:440
171912580,0sleep30-21swapper/311:00:223
124702550,0sleep10-21swapper/110:56:501
1164339260,6EcMasterDemoSyn207699cyclictest12:10:001
115742230,0sleep00-21swapper/009:19:220
39102210,1sleep10-21swapper/110:25:391
267652180,0sleep50-21swapper/512:20:295
2105939180,1EcMasterDemoSyn2107099tEcAuxClkTask08:47:155
2692339170,1EcMasterDemoSyn26997-21ssh10:43:525
243062170,1sleep50-21swapper/510:17:005
207799172,14cyclictest0-21swapper/210:39:422
1164339170,0EcMasterDemoSyn1171050irq/17-atemsys12:10:035
2733739160,0EcMasterDemoSyn0-21swapper/507:56:335
2733739160,0EcMasterDemoSyn0-21swapper/507:56:325
196239160,0EcMasterDemoSyn0-21swapper/511:14:175
1764639160,0EcMasterDemoSyn1772150irq/17-atemsys09:48:065
1679339160,0EcMasterDemoSyn0-21swapper/511:49:475
561939150,0EcMasterDemoSyn0-21swapper/510:03:185
561939150,0EcMasterDemoSyn0-21swapper/510:03:185
302482150,1sleep10-21swapper/110:21:141
2773639150,1EcMasterDemoSyn0-21swapper/511:09:135
2356939150,0EcMasterDemoSyn2360850irq/17-atemsys08:52:185
207899150,10cyclictest0-21swapper/311:32:163
207799151,2cyclictest73450irq/18-enp5s009:23:222
1445339150,0EcMasterDemoSyn0-21swapper/510:59:055
1230829150,14tAtEmLog0-21swapper/510:12:595
669939140,1EcMasterDemoSyn0-21swapper/507:16:005
615039140,0EcMasterDemoSyn0-21swapper/512:30:205
3233239140,0EcMasterDemoSyn0-21swapper/510:23:355
2467239140,0EcMasterDemoSyn0-21swapper/509:53:105
207899140,14cyclictest0-21swapper/307:46:203
207899140,12cyclictest21457-21ssh12:16:383
207799148,5cyclictest0-21swapper/212:13:442
207799148,5cyclictest0-21swapper/209:58:392
2077991410,3cyclictest8455-21perl10:05:182
207799140,13cyclictest0-21swapper/211:34:432
207799140,13cyclictest0-21swapper/211:04:132
207799140,13cyclictest0-21swapper/210:46:022
207799140,13cyclictest0-21swapper/210:22:312
207799140,13cyclictest0-21swapper/209:38:252
207799140,13cyclictest0-21swapper/209:26:372
207799140,12cyclictest11998-21awk07:25:282
207699140,12cyclictest1288-21sed09:35:261
1709639140,1EcMasterDemoSyn0-21swapper/507:36:165
1664639140,0EcMasterDemoSyn16709-21ssh09:22:455
1383239140,0EcMasterDemoSyn0-21swapper/512:35:245
1208139140,0EcMasterDemoSyn0-21swapper/507:26:075
995639130,0EcMasterDemoSyn0-21swapper/509:17:405
957039130,0EcMasterDemoSyn0-21swapper/507:21:045
859739130,0EcMasterDemoSyn0-21swapper/511:19:215
816839130,0EcMasterDemoSyn0-21swapper/508:21:545
658239130,0EcMasterDemoSyn0-21swapper/510:28:395
563739130,0EcMasterDemoSyn0-21swapper/508:16:495
434139130,0EcMasterDemoSyn0-21swapper/512:05:005
434139130,0EcMasterDemoSyn0-21swapper/512:04:595
425839130,0EcMasterDemoSyn0-21swapper/509:37:575
419039130,0EcMasterDemoSyn0-21swapper/507:10:545
345739130,0EcMasterDemoSyn0-21swapper/511:39:385
3271239130,0EcMasterDemoSyn0-21swapper/508:06:425
326639130,0EcMasterDemoSyn0-21swapper/509:12:365
3192439130,0EcMasterDemoSyn0-21swapper/512:25:165
3134839130,0EcMasterDemoSyn0-21swapper/509:58:145
312539130,0EcMasterDemoSyn0-21swapper/508:11:465
3111239130,0EcMasterDemoSyn0-21swapper/509:07:325
301522130,1sleep40-21swapper/409:32:584
3009239130,0EcMasterDemoSyn0-21swapper/511:59:555
2999439130,0EcMasterDemoSyn0-21swapper/509:32:535
2986639130,0EcMasterDemoSyn0-21swapper/508:01:375
2888739130,0EcMasterDemoSyn0-21swapper/511:34:345
2860639130,0EcMasterDemoSyn0-21swapper/509:02:285
2608139130,0EcMasterDemoSyn0-21swapper/508:57:245
2343639130,0EcMasterDemoSyn0-21swapper/511:54:515
2329639130,0EcMasterDemoSyn0-21swapper/509:27:485
2231539130,0EcMasterDemoSyn0-21swapper/507:46:245
2221939130,0EcMasterDemoSyn0-21swapper/511:29:315
2107339130,0EcMasterDemoSyn0-21swapper/511:04:095
207999139,3cyclictest28293-21ssh11:33:524
207999131,2cyclictest28226-21cpuspeed_turbos08:00:214
207999130,8cyclictest0-21swapper/407:21:354
207999130,1cyclictest0-21swapper/410:15:214
207999130,1cyclictest0-21swapper/407:56:024
207999130,1cyclictest0-21swapper/407:56:014
207999130,12cyclictest18258-21sensors_temp11:25:284
207999130,12cyclictest15876-21ssh10:10:254
207899130,7cyclictest0-21swapper/308:08:163
207899130,12cyclictest0-21swapper/308:47:333
207899130,12cyclictest0-21swapper/307:55:393
207899130,12cyclictest0-21swapper/307:55:383
207899130,12cyclictest0-21swapper/307:51:073
207899130,12cyclictest0-21swapper/307:18:143
207899130,11cyclictest7151-21cat12:05:313
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional