You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-01-21 - 05:42

Intel(R) Core(TM) i7 CPU X 980 @ 3.33GHz, Linux 5.4.17-rt9 (Profile)

Latency plot of system in rack #5, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a -t7 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack5slot1.osadl.org (updated Thu Jan 21, 2021 00:45:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
18976391360,0EcMasterDemoSyn18984-21grep22:52:376
19004399338,3EcMasterDemoSyn0-21swapper/719:05:297
1961227365,7sleep60-21swapper/619:07:296
1970327133,37sleep00-21swapper/019:08:430
195062632,3sleep50-21swapper/519:05:595
237642600,1sleep30-21swapper/321:17:393
1316839550,4EcMasterDemoSyn2003099cyclictest23:12:556
1967324841,6sleep10-21swapper/119:08:201
570799312,22tEcAuxClkTask0-21swapper/722:44:597
1684999294,9tEcAuxClkTask0-21swapper/721:40:007
225399268,11tEcAuxClkTask14950irq/34-ahci[00020:50:057
225399268,11tEcAuxClkTask14950irq/34-ahci[00020:50:057
3229099251,11tEcAuxClkTask0-21swapper/723:05:007
2000499254,9cyclictest0-21swapper/100:35:041
2000499246,9cyclictest0-21swapper/122:27:191
1999899245,12cyclictest75050irq/18-enp5s023:50:020
2565729230,1tAtEmLog63-21ksoftirqd/722:57:457
9156992215,6tEcAuxClkTask0-21swapper/700:25:007
654099224,12tEcAuxClkTask0-21swapper/723:10:037
3228929224,10tAtEmLog0-21swapper/723:05:037
2003099225,10cyclictest0-21swapper/622:20:046
2000499224,11cyclictest0-21swapper/123:30:031
2000499224,11cyclictest0-21swapper/123:30:031
2000499223,9cyclictest0-21swapper/122:15:041
3217799214,10tEcAuxClkTask0-21swapper/722:15:037
2003099214,10cyclictest0-21swapper/621:40:036
2000499214,8cyclictest0-21swapper/120:45:551
2000499214,10cyclictest0-21swapper/121:56:541
2000499213,9cyclictest0-21swapper/122:12:061
2000499213,11cyclictest0-21swapper/123:35:031
2003099205,11cyclictest0-21swapper/619:55:036
2003099204,9cyclictest0-21swapper/623:50:046
2003099204,11cyclictest0-21swapper/620:40:046
2000499203,10cyclictest0-21swapper/122:47:371
1999899203,10cyclictest0-21swapper/023:40:040
1231499203,10tEcAuxClkTask0-21swapper/722:50:037
1015139200,0EcMasterDemoSyn0-21swapper/721:31:347
3022939194,9EcMasterDemoSyn0-21swapper/719:30:047
2003099194,9cyclictest0-21swapper/623:40:036
2003099194,11cyclictest0-21swapper/623:05:036
2003099193,9cyclictest0-21swapper/622:30:006
2003099193,9cyclictest0-21swapper/621:45:006
2003099193,11cyclictest0-21swapper/622:55:036
2000499194,9cyclictest0-21swapper/100:34:051
2000499193,8cyclictest0-21swapper/100:08:441
2000499193,10cyclictest0-21swapper/123:10:041
1999899193,8cyclictest0-21swapper/022:30:030
1999899193,10cyclictest0-21swapper/022:10:010
1999899190,11cyclictest532-21runintdemo5min23:28:070
1137399193,11tEcAuxClkTask0-21swapper/720:00:037
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional