You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-12-09 - 17:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack5slot1.osadl.org (updated Mon Dec 09, 2024 12:44:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1400395320,0EcMasterDemoSyn0-21swapper/509:04:055
3025639890,0EcMasterDemoSyn3026629tAtEmLog_010:20:095
2167439890,0EcMasterDemoSyn2168429tAtEmLog_009:49:425
1366239880,0EcMasterDemoSyn1367229tAtEmLog_010:30:165
1257139880,0EcMasterDemoSyn1258129tAtEmLog_007:27:445
1925439870,0EcMasterDemoSyn1926429tAtEmLog_011:15:545
2146939860,0EcMasterDemoSyn2148429tAtEmLog_010:35:225
904139840,0EcMasterDemoSyn905129tAtEmLog_009:39:345
2545539840,0EcMasterDemoSyn2546529tAtEmLog_008:48:525
1675639840,0EcMasterDemoSyn1676629tAtEmLog_008:33:405
3069039830,0EcMasterDemoSyn3070029tAtEmLog_011:41:165
2901239830,0EcMasterDemoSyn2902329tAtEmLog_010:40:265
1123339830,0EcMasterDemoSyn1124329tAtEmLog_008:23:305
981239820,0EcMasterDemoSyn982229tAtEmLog_007:22:405
845639810,0EcMasterDemoSyn846629tAtEmLog_008:18:265
3097039810,0EcMasterDemoSyn3098029tAtEmLog_008:59:005
2973139800,0EcMasterDemoSyn2974129tAtEmLog_007:58:105
2029939800,0EcMasterDemoSyn2030929tAtEmLog_012:11:425
1664639800,0EcMasterDemoSyn1665629tAtEmLog_009:19:175
725739790,0EcMasterDemoSyn726729tAtEmLog_011:46:205
293339790,0EcMasterDemoSyn294329tAtEmLog_008:08:185
2701139790,0EcMasterDemoSyn2702129tAtEmLog_011:00:425
1258839790,0EcMasterDemoSyn1259829tAtEmLog_011:31:075
1258839790,0EcMasterDemoSyn1259829tAtEmLog_011:31:075
703139780,0EcMasterDemoSyn704129tAtEmLog_007:17:355
2838139780,0EcMasterDemoSyn2839129tAtEmLog_009:54:475
145439780,0EcMasterDemoSyn146529tAtEmLog_007:07:275
569339770,0EcMasterDemoSyn570329tAtEmLog_008:13:225
2918639770,0EcMasterDemoSyn2919629tAtEmLog_012:16:455
1951639770,0EcMasterDemoSyn1952629tAtEmLog_008:38:435
1827939770,0EcMasterDemoSyn1828929tAtEmLog_007:37:525
584339760,0EcMasterDemoSyn585329tAtEmLog_012:21:505
536939760,0EcMasterDemoSyn537929tAtEmLog_010:25:125
417439760,0EcMasterDemoSyn418429tAtEmLog_009:09:085
314139760,0EcMasterDemoSyn315129tAtEmLog_011:26:045
2821239760,0EcMasterDemoSyn2822229tAtEmLog_008:53:565
279639760,0EcMasterDemoSyn280629tAtEmLog_009:59:515
202939760,0EcMasterDemoSyn204029tAtEmLog_011:05:465
3102739750,0EcMasterDemoSyn3103729tAtEmLog_012:37:035
44952650,1sleep7421-21systemd-journal07:15:007
135582650,1sleep763-21ksoftirqd/711:31:507
135582650,1sleep763-21ksoftirqd/711:31:497
48192630,0sleep00-21swapper/011:27:190
47922630,0sleep70-21swapper/710:25:007
98382620,2sleep763-21ksoftirqd/711:48:167
324602610,2sleep763-21ksoftirqd/709:00:257
180132580,1sleep10-21swapper/112:10:201
118762580,1sleep549-21ksoftirqd/510:05:205
302182570,1sleep30-21swapper/309:55:173
21662560,0sleep00-21swapper/007:10:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional