You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-12 - 08:57

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot3s.osadl.org (updated Sat Jul 12, 2025 00:44:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
98602239164,25sleep20-21swapper/219:07:102
98192234162,21sleep30-21swapper/319:06:393
98742231163,54sleep10-21swapper/119:07:211
97392211179,21sleep00-21swapper/019:05:340
101799910197,3cyclictest0-21swapper/219:18:092
85602690,2sleep00-21swapper/020:15:240
237932650,1sleep00-21swapper/000:30:270
237532600,3sleep232-21ksoftirqd/220:50:232
222892600,2sleep20-21swapper/200:30:012
307592470,4sleep230-21rcuc/222:20:192
10184994327,3cyclictest0-21swapper/320:31:223
10184994327,3cyclictest0-21swapper/320:31:223
10184994025,10cyclictest0-21swapper/321:59:373
10184993927,3cyclictest0-21swapper/320:51:243
10184993831,3cyclictest0-21swapper/319:21:243
10184993816,9cyclictest0-21swapper/320:56:513
10184993726,3cyclictest0-21swapper/323:14:393
10184993722,7cyclictest0-21swapper/319:54:083
10184993717,4cyclictest0-21swapper/322:11:013
10184993616,3cyclictest0-21swapper/321:13:533
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional