You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-28 - 15:06

x86 Intel Xeon i3-1578L v5 @2000 MHz, Linux 4.19.246-rt110 (Profile)

Latency plot of system in rack #5, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot3.osadl.org (updated Sun May 28, 2023 12:50:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
51628348,30sleep30-21swapper/307:08:323
41328249,29sleep00-21swapper/007:07:100
46628046,30sleep40-21swapper/407:07:544
54427945,30sleep10-21swapper/107:08:541
48727945,30sleep70-21swapper/707:08:127
36727945,30sleep20-21swapper/207:06:302
32327844,30sleep60-21swapper/607:05:546
3184627874,2sleep50-21swapper/507:05:215
235712530,0sleep70-21swapper/709:17:267
311432470,0sleep70-21swapper/710:35:007
289832470,0sleep40-21swapper/409:56:314
28382440,0sleep20-21swapper/212:25:292
144952440,0sleep40-21swapper/407:30:194
309562390,0sleep30-21swapper/312:23:533
1099993632,4cyclictest0-21swapper/610:35:286
1095992929,0cyclictest0-21swapper/211:05:172
1098992423,1cyclictest776-21gmain11:51:335
109899240,0cyclictest0-21swapper/507:10:015
1100992323,0cyclictest0-21swapper/711:02:187
1100992114,7cyclictest673-21cron09:48:017
109399215,13cyclictest121rcu_preempt12:27:000
109399200,0cyclictest0-21swapper/008:50:370
1097991919,0cyclictest0-21swapper/411:31:464
1095991919,0cyclictest0-21swapper/211:20:572
1095991910,4cyclictest0-21swapper/207:10:002
1093991919,0cyclictest0-21swapper/011:16:110
1093991918,1cyclictest0-21swapper/011:33:240
1093991917,1cyclictest0-21swapper/007:10:120
1100991814,4cyclictest23433-21nscd11:29:297
1100991810,2cyclictest0-21swapper/708:50:427
1096991810,0cyclictest0-21swapper/309:16:373
1095991810,0cyclictest0-21swapper/212:15:412
1728421710,6sleep50-21swapper/511:20:325
1100991713,1cyclictest13135-21nscd12:16:297
1099991716,1cyclictest670-21nscd12:36:416
1099991710,0cyclictest0-21swapper/612:15:176
1099991710,0cyclictest0-21swapper/611:22:476
1098991715,2cyclictest1585-21runrttasks11:43:265
1097991715,1cyclictest11493-21ssh12:12:364
1095991715,1cyclictest1650-21ntpd10:29:162
1094991710,0cyclictest0-21swapper/112:29:351
109399177,9cyclictest5773-21kworker/0:109:21:390
441321610,0sleep60-21swapper/612:26:306
1100991613,1cyclictest28911-21nscd11:34:047
1100991610,0cyclictest0-21swapper/712:22:057
1100991610,0cyclictest0-21swapper/710:05:197
1100991610,0cyclictest0-21swapper/709:40:077
1099991616,0cyclictest0-21swapper/608:50:416
1099991615,1cyclictest3813-21ssh09:42:456
1099991614,2cyclictest71950irq/125-eth012:22:086
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional