You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-26 - 23:03
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot3.osadl.org (updated Fri Apr 26, 2024 12:50:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
906029288,2sleep60-21swapper/607:05:146
1104528268,10sleep20-21swapper/207:09:592
1085928249,29sleep70-21swapper/707:07:247
1084428247,30sleep10-21swapper/107:07:101
1076428249,29sleep40-21swapper/407:06:004
1087328046,29sleep30-21swapper/307:07:363
1073028045,30sleep00-21swapper/007:05:320
1081027845,29sleep50-21swapper/507:06:425
272242520,0sleep50-21swapper/510:10:015
267652480,0sleep40-21swapper/411:04:434
8502460,0sleep20-21swapper/210:50:002
266832450,0sleep00-21swapper/008:30:110
219462450,0sleep40-21swapper/410:43:144
11475992112,4cyclictest0-21swapper/012:40:000
11475991811,3cyclictest12543-21perf11:15:010
11480991716,1cyclictest30332-21ssh09:53:095
2049621610,5sleep00-21swapper/009:30:010
11480991615,1cyclictest23206-21ssh09:12:395
11480991615,1cyclictest15074-21ssh10:39:465
3060121510,4sleep030626-21ssh10:48:070
1939621510,4sleep60-21swapper/611:18:326
11481991510,0cyclictest0-21swapper/610:02:446
11479991515,0cyclictest0-21swapper/409:46:244
11479991515,0cyclictest0-21swapper/409:35:204
11479991510,5cyclictest0-21swapper/411:46:234
11479991510,5cyclictest0-21swapper/410:26:184
11479991510,5cyclictest0-21swapper/409:27:444
11479991510,0cyclictest0-21swapper/409:10:424
11478991514,0cyclictest0-21swapper/312:37:473
11478991510,5cyclictest0-21swapper/311:28:543
11478991510,5cyclictest0-21swapper/311:28:533
11478991510,5cyclictest0-21swapper/310:01:053
11477991510,5cyclictest0-21swapper/210:28:392
11476991510,5cyclictest0-21swapper/111:14:451
11475991514,1cyclictest6038-21ssh10:52:190
11475991510,5cyclictest0-21swapper/011:08:480
467621410,3sleep10-21swapper/109:56:201
2296821410,2sleep5121rcu_preempt10:44:045
1848121410,3sleep30-21swapper/311:17:493
11482991414,0cyclictest0-21swapper/711:34:297
11482991410,4cyclictest0-21swapper/710:22:267
11482991410,0cyclictest0-21swapper/712:25:327
11482991410,0cyclictest0-21swapper/712:08:317
11482991410,0cyclictest0-21swapper/710:18:047
11481991414,0cyclictest0-21swapper/612:25:026
11481991414,0cyclictest0-21swapper/611:44:136
11481991414,0cyclictest0-21swapper/611:37:266
11481991414,0cyclictest0-21swapper/611:05:486
11481991414,0cyclictest0-21swapper/609:48:386
11481991414,0cyclictest0-21swapper/608:40:156
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional