You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-23 - 10:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot3s.osadl.org (updated Fri May 23, 2025 00:44:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
258272240163,24sleep10-21swapper/119:09:381
258362233162,57sleep00-21swapper/019:09:450
238882226163,50sleep20-21swapper/219:05:042
256552212180,21sleep30-21swapper/319:07:263
517221690,3sleep32596399cyclictest22:00:163
25958991111,108cyclictest0-21swapper/200:02:442
25958999490,3cyclictest0-21swapper/221:20:432
93542710,2sleep00-21swapper/000:35:280
29382490,2sleep10-21swapper/123:10:151
2595299474,29cyclictest14472-21sshd21:07:551
2596399433,22cyclictest86550irq/126-enp1s0-23:20:133
2596399433,22cyclictest86550irq/126-enp1s0-23:20:133
2595299423,5cyclictest21458-40dnf23:50:211
25963993913,14cyclictest27309-21irqstats22:50:233
2595299381,4cyclictest5578-21munin-run00:30:011
2595299381,4cyclictest5578-21munin-run00:30:011
2596399371,28cyclictest0-21swapper/323:46:393
2595299361,28cyclictest0-21swapper/122:08:271
2595299361,17cyclictest0-21swapper/120:05:271
2595299361,17cyclictest0-21swapper/120:05:271
209212360,5sleep12595299cyclictest22:35:221
2596399359,3cyclictest848-21sssd_nss21:45:153
2596399359,10cyclictest0-21swapper/320:26:073
2596399351,27cyclictest18946-21kworker/u8:122:08:363
2595299355,4cyclictest9818-21sshd00:38:211
25952993519,2cyclictest0-21swapper/120:10:171
2595299351,15cyclictest0-21swapper/122:50:161
2595299341,6cyclictest24740-21ntp_states21:30:221
25952993413,3cyclictest15262-21latency_hist22:25:011
2595299341,14cyclictest0-21swapper/100:13:241
2595299331,5cyclictest32187-21kworker/u8:221:23:161
2595299331,16cyclictest0-21swapper/123:45:161
2595299331,11cyclictest0-21swapper/121:03:091
2596399326,9cyclictest86750irq/128-enp1s0-19:16:513
2596399323,22cyclictest86550irq/126-enp1s0-21:44:023
2596399322,23cyclictest3271-21kworker/u8:100:32:373
2596399322,22cyclictest18946-21kworker/u8:121:29:283
2596399321,12cyclictest0-21swapper/320:23:413
2595299321,13cyclictest0-21swapper/123:21:391
2595299321,13cyclictest0-21swapper/123:21:391
2595299311,5cyclictest22088-21/usr/sbin/munin22:40:271
2595299311,17cyclictest0-21swapper/100:15:171
2595299310,16cyclictest0-21swapper/120:47:481
25945993112,16cyclictest31343-21munin-run00:15:010
2596399301,26cyclictest0-21swapper/323:05:193
2595299301,20cyclictest12160-21ntpq22:15:211
2595299300,15cyclictest0-21swapper/123:42:151
2594599304,12cyclictest30665-21perf23:00:000
25945993015,9cyclictest21598-21ntpq23:50:220
25945993012,15cyclictest5254-21idleruntime-cro19:35:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional