You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-26 - 17:08
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot4.osadl.org (updated Sun May 26, 2024 12:44:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15763213271,7sleep30-21swapper/307:09:503
15651213166,6sleep00-21swapper/007:08:240
154282116106,6sleep10-21swapper/107:05:321
15429211099,7sleep20-21swapper/207:05:332
293322630,0sleep10-21swapper/112:30:351
160542620,0sleep30-21swapper/311:30:173
87042580,0sleep10-21swapper/112:00:271
147872580,1sleep014793-21kthreadcore08:25:250
52372570,0sleep10-21swapper/109:11:221
323832570,0sleep30-21swapper/307:20:323
74422550,0sleep010-21rcuc/010:46:030
280902550,0sleep228077-21cstates09:45:122
104642550,0sleep00-21swapper/010:10:270
31652530,0sleep10-21swapper/110:25:301
1595899281,26cyclictest0-21swapper/208:15:402
1595899270,26cyclictest0-21swapper/211:06:132
1595899270,26cyclictest0-21swapper/210:56:102
15958992622,3cyclictest0-21swapper/209:00:352
15958992610,15cyclictest0-21swapper/212:22:142
1595899260,26cyclictest0-21swapper/208:25:132
1595899260,25cyclictest0-21swapper/212:32:042
1595899260,25cyclictest0-21swapper/212:19:472
1595899260,25cyclictest0-21swapper/211:58:022
1595899260,25cyclictest0-21swapper/208:52:172
15958992522,3cyclictest0-21swapper/210:45:492
15958992522,2cyclictest23254-21ssh10:36:492
1595899250,24cyclictest0-21swapper/208:23:592
1595899250,24cyclictest0-21swapper/207:46:172
1595899250,15cyclictest0-21swapper/212:00:352
1595899242,21cyclictest0-21swapper/211:39:282
15958992416,7cyclictest0-21swapper/209:32:392
1595899241,22cyclictest0-21swapper/207:41:082
1595899240,24cyclictest0-21swapper/208:07:202
1595899240,23cyclictest0-21swapper/212:25:282
1595899240,23cyclictest0-21swapper/210:50:092
1595899240,18cyclictest0-21swapper/211:02:342
20842230,1sleep3391ktimersoftd/312:15:313
1595899233,19cyclictest0-21swapper/209:58:332
1595899232,20cyclictest0-21swapper/210:18:272
15958992316,6cyclictest0-21swapper/210:27:052
1595899231,21cyclictest0-21swapper/209:20:142
1595899230,23cyclictest0-21swapper/210:22:272
1595899230,22cyclictest0-21swapper/212:14:392
1595899230,22cyclictest0-21swapper/210:32:312
1595899230,22cyclictest0-21swapper/209:50:112
1595899230,22cyclictest0-21swapper/208:35:502
1595899222,19cyclictest0-21swapper/211:51:052
1595899222,19cyclictest0-21swapper/209:43:172
15958992220,2cyclictest0-21swapper/208:31:392
1595899221,20cyclictest0-21swapper/210:09:402
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional