You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-01-23 - 05:30

Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz, Linux 4.18.7-rt5 (Profile)

Latency plot of system in rack #6, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack6slot0.osadl.org (updated Thu Dec 17, 2020 14:56:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32077992510,2rtkit-daemon0-21swapper/3009:52:1924
32077992510,2rtkit-daemon0-21swapper/3009:52:1824
2374299244240,2cyclictest0-21swapper/2907:24:0622
2374299244240,2cyclictest0-21swapper/2907:24:0622
23727992431,2cyclictest0-21swapper/1807:55:0410
23727992431,2cyclictest0-21swapper/1807:55:0410
23739992260,30cyclictest0-21swapper/2609:40:0819
23739992260,30cyclictest0-21swapper/2609:40:0719
23739992260,2cyclictest0-21swapper/2607:25:0719
23739992260,2cyclictest0-21swapper/2607:25:0719
23727992261,2cyclictest0-21swapper/1809:39:3410
23727992261,2cyclictest0-21swapper/1809:39:3410
2370399224214,6cyclictest0-21swapper/009:25:010
2370399224214,6cyclictest0-21swapper/009:25:000
32077992210,2rtkit-daemon6408-21CPU15
32077992210,2rtkit-daemon6408-21CPU15
23739992200,196cyclictest0-21swapper/2609:48:2519
23739992200,196cyclictest0-21swapper/2609:48:2419
23727992201,2cyclictest0-21swapper/1809:55:2210
23727992201,2cyclictest0-21swapper/1809:55:2210
23739992181,209cyclictest748-21systemd-journal11:35:1119
23739992181,209cyclictest748-21systemd-journal11:35:1119
23727992160,2cyclictest0-21swapper/1811:30:2210
23727992160,2cyclictest0-21swapper/1811:30:2110
2371699216209,3cyclictest0-21swapper/1009:55:142
2371699216209,3cyclictest0-21swapper/1009:55:132
2370399215208,5cyclictest1545-21gdbus12:15:160
2370399215208,5cyclictest1545-21gdbus12:15:150
23739992130,2cyclictest0-21swapper/2611:45:0919
23739992130,2cyclictest0-21swapper/2611:45:0919
2370399213206,4cyclictest7603-2110-uname10:15:050
2370399213206,4cyclictest7603-2110-uname10:15:050
2370399213194,6cyclictest16819-21taskset11:05:110
2370399213194,6cyclictest16819-21taskset11:05:110
23739992122,202cyclictest5078-21CPU19
23739992122,202cyclictest5078-21CPU19
23714992126,201cyclictest0-21swapper/912:30:0639
23714992126,201cyclictest0-21swapper/912:30:0539
2370399212205,5cyclictest0-21swapper/011:55:100
2370399212205,5cyclictest0-21swapper/011:55:090
2370399211204,4cyclictest0-21swapper/011:18:590
2370399211204,4cyclictest0-21swapper/011:18:590
23739992100,2cyclictest0-21swapper/2612:00:1419
23739992100,2cyclictest0-21swapper/2612:00:1319
2370399209203,4cyclictest0-21swapper/010:57:410
2370399209203,4cyclictest0-21swapper/010:57:410
23740992081,3cyclictest0-21swapper/2710:40:1320
23740992081,3cyclictest0-21swapper/2710:40:1220
2370399207201,4cyclictest1971-21nfsd09:45:170
2370399207201,4cyclictest1971-21nfsd09:45:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional