You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-31 - 06:35

x86 Intel Core2 Duo T7300 @2000 MHz, Linux 3.12.31-rt45 (Profile)

Latency plot of system in rack #6, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Characteristics of highest latencies:

 

Valid XHTML 1.0 Transitional