You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-19 - 22:43

x86 Intel Celeron M @1500 MHz, Linux 5.15.32-rt39 (Profile)

Latency plot of system in rack #6, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, Linux 4.9.20-rt16, x86_64 highest latencies:
System rack6slot5.osadl.org (updated Thu May 19, 2022 12:43:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
217479929151854,1058cyclictest6768-21kworker/0:207:12:020
205012811185,203sleep00-21swapper07:05:180
217479948834,440cyclictest4915-21runrttasks09:43:190
217479948734,439cyclictest2462-21ssh10:16:450
217479948733,440cyclictest9414-21ssh09:23:400
217479948633,439cyclictest2417-21diskmemload12:17:520
217479948532,439cyclictest5928-21strings07:50:400
217479948133,433cyclictest15902-21ssh11:54:510
217479947435,88cyclictest32136-21ssh12:27:320
217479947040,188cyclictest513-21ssh11:20:320
217479946935,434cyclictest0-21swapper07:22:580
217479946734,371cyclictest17537-21ssh10:47:550
217479946732,364cyclictest21720-21hddtemp_smartct10:56:130
217479946433,361cyclictest10755-21sh10:34:410
217479946432,419cyclictest11-21ksoftirqd/008:40:110
217479946234,358cyclictest4120-21ssh11:26:490
217479945933,366cyclictest345350irq/10-eth010:39:160
217479945733,410cyclictest12986-21ssh09:30:590
217479945234,87cyclictest3490-21avahi-daemon09:19:090
217479942837,391cyclictest0-21swapper08:16:470
217479941542,188cyclictest8014-21rm10:28:160
217479941532,370cyclictest27323-21chrt11:08:370
217479941131,366cyclictest0-21swapper11:13:310
217479941130,381cyclictest0-21swapper09:54:510
217479941035,361cyclictest9064-21ssh11:39:210
217479940925,271cyclictest11136-21chrt11:42:560
217479940916,379cyclictest12-21rcu_preempt12:05:120
217479940833,360cyclictest20262-21ssh10:54:160
217479940734,359cyclictest25442-21ssh12:14:340
217479940733,360cyclictest23839-21munin-node09:56:040
217479940635,357cyclictest20631-21ssh09:47:210
217479940524,381cyclictest0-21swapper09:12:300
217479940343,347cyclictest360150irq/10-yenta12:22:080
217479940331,358cyclictest15332-21ssh10:43:440
217479940216,362cyclictest3514-21ntp_states10:20:210
217479940132,355cyclictest29232-21kworker/u2:211:17:260
217479940035,365cyclictest0-21swapper07:16:580
217479940034,366cyclictest0-21swapper08:38:040
217479939832,351cyclictest29866-21perl10:06:210
217479939826,358cyclictest4744-21ssh12:38:080
217479939735,348cyclictest24377-21ssh11:01:280
217479939732,350cyclictest16348-21munin-node08:20:210
217479939631,350cyclictest32065-21python10:11:070
217479939532,349cyclictest4183-21sshd08:30:090
217479939531,350cyclictest26327-21sed10:00:170
217479939521,360cyclictest18611-21ssh12:00:220
217479939333,346cyclictest18153-21copy08:26:380
217479939132,345cyclictest652-21apt12:30:250
217479939036,354cyclictest0-21swapper09:26:020
217479938959,269cyclictest12791-21awk08:10:180
217479938934,341cyclictest30170-21strings08:55:380
217479938933,342cyclictest2417-21diskmemload11:31:560
217479938920,88cyclictest15490-21kworker/u2:009:38:430
217479938633,340cyclictest2417-21diskmemload11:49:500
217479938539,346cyclictest0-21swapper11:59:070
217479938232,337cyclictest360150irq/10-yenta08:46:020
217479938132,288cyclictest982-21head09:05:240
217479937931,289cyclictest4319-21snmpd09:02:060
217479937625,280cyclictest2958-21latency_hist07:45:040
217479936627,323cyclictest4219-21gpm08:05:290
217479936434,270cyclictest32473-21strings07:35:400
217479936433,89cyclictest28243-21awk08:50:360
217479935929,269cyclictest7008-21munin-node07:55:160
217479935525,269cyclictest8889-21munin-node08:00:130
217479935226,266cyclictest28276-21expr07:25:250
217479932541,269cyclictest4655-31sysklogd07:46:580
217479931745,258cyclictest29800-21munin-node07:30:520
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional