You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 17:12

x86 Intel Celeron M @1500 MHz, Linux 5.15.32-rt39 (Profile)

Latency plot of system in rack #6, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot5.osadl.org (updated Mon Jun 27, 2022 12:43:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
205219998185286,4529cyclictest22186-21kworker/0:107:11:530
201532608182,203sleep00-21swapper07:07:380
205219948734,439cyclictest1340-21diskmemload12:20:320
205219948734,439cyclictest1340-21diskmemload10:10:290
205219948632,440cyclictest1340-21diskmemload10:49:050
205219948632,440cyclictest1340-21diskmemload10:22:550
205219948533,438cyclictest1340-21diskmemload09:43:130
205219948532,439cyclictest1340-21diskmemload11:48:120
205219948532,439cyclictest1340-21diskmemload09:56:350
205219948338,431cyclictest4915-21runrttasks11:22:400
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional