You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-29 - 07:51

x86 Intel Celeron M @1600 MHz, Linux 5.4.74-rt41 (Profile)

Latency plot of system in rack #6, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 20 highest latencies:
System rack6slot6.osadl.org (updated Sun Jan 29, 2023 00:43:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
252059910507152998,52071cyclictest0-21swapper21:10:040
252059910499952950,52047cyclictest0-21swapper22:51:330
252059951952611,2581cyclictest2582-21devkit-power-da22:27:570
25205991261623,636cyclictest0-21swapper22:39:400
25205991255615,638cyclictest0-21swapper21:22:580
25205991252621,629cyclictest0-21swapper19:37:070
25205991249621,626cyclictest0-21swapper21:51:060
25205991245619,624cyclictest0-21swapper23:59:230
25205991245607,636cyclictest0-21swapper19:27:450
25205991244627,614cyclictest17315-21df_inode20:05:150
25205991243605,636cyclictest0-21swapper19:55:130
25205991242608,632cyclictest0-21swapper21:30:100
25205991242606,633cyclictest0-21swapper23:54:420
25205991239615,622cyclictest0-21swapper19:47:000
25205991238611,624cyclictest0-21swapper00:05:150
25205991237610,625cyclictest0-21swapper00:22:400
25205991236609,625cyclictest0-21swapper20:28:120
25205991235606,627cyclictest0-21swapper22:42:110
25205991235597,636cyclictest0-21swapper21:48:350
25205991230608,620cyclictest0-21swapper20:50:490
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional