You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-06 - 18:45

x86 Intel Celeron M @1600 MHz, Linux 5.4.74-rt41 (Profile)

Latency plot of system in rack #6, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -n -a0 -t1 -p99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the 50 highest latencies:
System rack6slot6.osadl.org (updated Tue Jun 06, 2023 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
34139910715953457,53610cyclictest0-21swapper12:19:330
34139910707153465,53484cyclictest2109-21runrttasks10:28:410
34139910702453405,53556cyclictest3950irq/9-acpi09:13:090
34139910677853469,53309cyclictest0-21swapper12:12:110
34139910664353440,53113cyclictest15727-21rm12:03:080
34139910659353395,53198cyclictest0-21swapper11:15:140
34139910652853411,53117cyclictest0-21swapper08:17:530
34139910649053467,53023cyclictest0-21swapper10:11:460
34139910645953471,52988cyclictest0-21swapper12:09:000
34139910645053448,53002cyclictest0-21swapper10:16:270
34139910644953401,53048cyclictest0-21swapper10:06:340
34139910637453451,52859cyclictest5350irq/9-uhci_hcd:07:56:370
34139910630353395,52843cyclictest0-21swapper07:50:250
34139910626653393,52810cyclictest0-21swapper07:48:250
34139910620653469,52737cyclictest0-21swapper08:41:400
34139910620353463,52740cyclictest0-21swapper08:58:450
34139910620253465,52737cyclictest0-21swapper08:35:580
34139910618553455,52730cyclictest0-21swapper09:40:470
34139910618053393,52749cyclictest0-21swapper09:16:200
34139910617453454,52720cyclictest0-21swapper12:21:030
34139910615653400,52756cyclictest0-21swapper07:34:410
34139910615253438,52714cyclictest0-21swapper08:49:120
34139910614953397,52752cyclictest0-21swapper10:51:270
34139910614953396,52753cyclictest0-21swapper09:33:250
34139910612553433,52692cyclictest0-21swapper08:34:380
34139910612153427,52694cyclictest0-21swapper10:39:140
34139910605253024,53025cyclictest11132-21seq11:10:530
34139910601752950,53065cyclictest0-21swapper09:05:570
34139910535053131,52219cyclictest0-21swapper09:38:560
34139910517853057,52119cyclictest0-21swapper11:41:120
34139910514753061,52084cyclictest0-21swapper08:13:520
34139910512853041,52086cyclictest0-21swapper12:31:060
34139910510552993,52110cyclictest0-21swapper11:31:590
3413995339627,53248cyclictest7075-21rm10:20:280
3413995320911,53198cyclictest0-21swapper08:28:260
3413995315925,0cyclictest0-21swapper08:23:050
3413995308825,53063cyclictest0-21swapper11:26:170
3413995277927,52752cyclictest0-21swapper07:24:480
34139953922800,2554cyclictest2577-21devkit-power-da09:53:310
34139928791094,1684cyclictest31499-21ssh09:25:020
34139927371070,1572cyclictest132050irq/9-eth011:09:320
34139924041061,1247cyclictest311-21jbd2/dm-0-807:16:150
34139923061069,1139cyclictest20597-21diskmemload10:42:150
34139922981015,1191cyclictest3950irq/9-acpi11:37:410
34139922561030,1104cyclictest0-21swapper10:46:060
3413992219979,1145cyclictest12662-21kworker/0:010:31:010
34139921701044,1031cyclictest132050irq/9-eth009:21:210
34139921651017,1109cyclictest20063-21ssh11:24:370
34139921171024,1000cyclictest132050irq/9-eth012:39:380
34139921051088,949cyclictest9-21ksoftirqd/009:01:560
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional