You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-30 - 06:25

x86 Intel Core i3-2350M @2300 MHz, Linux 4.18.7-rt5 (Profile)

Latency plot of system in rack #6, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack6slot8.osadl.org (updated Mon Jan 30, 2023 00:44:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
80969819290,1917rtkit-daemon6576-21kerneloops19:05:041
80969818870,1875rtkit-daemon6576-21kerneloops19:09:562
203789910611054,5cyclictest6576-21kerneloops20:40:032
203789910481038,8cyclictest6576-21kerneloops00:20:152
203799910241013,9cyclictest6576-21kerneloops21:49:403
203789910201010,8cyclictest6576-21kerneloops22:26:502
203799910191011,6cyclictest6576-21kerneloops19:47:203
203799910181011,5cyclictest6576-21kerneloops23:29:263
203799910181011,5cyclictest6576-21kerneloops22:06:393
203799910181009,7cyclictest6576-21kerneloops21:21:223
203799910171011,5cyclictest6576-21kerneloops22:55:453
203799910171010,5cyclictest6576-21kerneloops21:12:093
203799910171010,5cyclictest6576-21kerneloops20:52:093
203799910171010,5cyclictest6576-21kerneloops00:08:013
203799910171009,6cyclictest6576-21kerneloops23:52:223
203779910171010,5cyclictest6576-21kerneloops22:03:421
203779910171009,6cyclictest6576-21kerneloops21:37:091
203799910161010,5cyclictest6576-21kerneloops23:16:053
203799910161010,5cyclictest6576-21kerneloops19:29:143
203789910161007,7cyclictest6576-21kerneloops23:12:582
203789910161007,7cyclictest6576-21kerneloops23:12:582
203779910161007,7cyclictest6576-21kerneloops21:33:521
203779910161006,8cyclictest6576-21kerneloops23:39:261
203799910151009,5cyclictest6576-21kerneloops22:50:113
203799910151008,5cyclictest6576-21kerneloops22:12:573
203799910151008,5cyclictest6576-21kerneloops20:41:153
203779910151008,5cyclictest6576-21kerneloops23:59:391
203799910141008,5cyclictest6576-21kerneloops20:22:433
203799910141007,5cyclictest6576-21kerneloops20:57:183
203799910141007,5cyclictest6576-21kerneloops19:14:453
203789910141006,6cyclictest6576-21kerneloops00:06:172
203779910141006,6cyclictest6576-21kerneloops20:25:321
203799910131006,5cyclictest6576-21kerneloops20:32:213
203789910131007,5cyclictest6576-21kerneloops19:59:062
203789910131004,7cyclictest6576-21kerneloops21:42:092
203769910131005,7cyclictest6576-21kerneloops00:04:230
203769910131005,6cyclictest6576-21kerneloops23:25:030
203769910131005,6cyclictest6576-21kerneloops20:47:290
203769910131005,6cyclictest6576-21kerneloops20:30:130
203769910131003,8cyclictest6576-21kerneloops19:19:410
203799910121004,6cyclictest6576-21kerneloops21:25:453
203799910121003,7cyclictest6576-21kerneloops22:01:273
203789910121005,5cyclictest6576-21kerneloops23:45:422
203779910121005,6cyclictest6576-21kerneloops23:51:201
203779910121005,5cyclictest6576-21kerneloops19:33:371
203769910121003,7cyclictest6576-21kerneloops23:05:180
203769910121003,7cyclictest6576-21kerneloops19:25:060
203799910111005,5cyclictest6576-21kerneloops19:54:193
203789910111005,5cyclictest6576-21kerneloops23:51:302
203789910111004,5cyclictest6576-21kerneloops22:17:402
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional