You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-01-16 - 07:04

Intel(R) Core(TM) i3-2350M CPU @ 2.30GHz, Linux 4.18.7-rt5 (Profile)

Latency plot of system in rack #6, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack6slot8.osadl.org (updated Sat Jan 16, 2021 00:44:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
888999642635,5cyclictest6576-21kerneloops00:35:113
888999633624,7cyclictest6576-21kerneloops22:16:003
888999632626,5cyclictest6576-21kerneloops21:37:493
888999632625,6cyclictest6576-21kerneloops20:06:493
888999632625,5cyclictest6576-21kerneloops22:12:113
888999632624,7cyclictest6576-21kerneloops21:41:063
888799632625,5cyclictest6576-21kerneloops23:14:571
888799632624,6cyclictest6576-21kerneloops20:31:571
888899630622,6cyclictest6576-21kerneloops23:00:272
888999629621,6cyclictest6576-21kerneloops19:37:513
888899629622,5cyclictest6576-21kerneloops23:29:562
888899629621,6cyclictest6576-21kerneloops23:56:022
888899629621,6cyclictest6576-21kerneloops23:17:562
888899629621,6cyclictest6576-21kerneloops19:12:322
888799629623,5cyclictest6576-21kerneloops23:25:371
888899628619,7cyclictest6576-21kerneloops23:42:272
888799628625,2cyclictest6576-21kerneloops22:34:031
888799628624,2cyclictest6576-21kerneloops19:24:501
888899627621,4cyclictest6576-21kerneloops21:27:272
888899627620,5cyclictest6576-21kerneloops20:30:542
888899627619,6cyclictest6576-21kerneloops19:41:532
888699627620,5cyclictest6576-21kerneloops20:47:010
888699627619,6cyclictest6576-21kerneloops00:27:390
888899626620,5cyclictest6576-21kerneloops19:58:092
888899626620,5cyclictest6576-21kerneloops19:23:052
888799626623,2cyclictest6576-21kerneloops23:03:421
888799626619,5cyclictest6576-21kerneloops22:39:031
888699626618,6cyclictest6576-21kerneloops20:31:060
888699626617,7cyclictest6576-21kerneloops20:55:170
888999625622,2cyclictest6576-21kerneloops19:43:193
888999625622,2cyclictest6576-21kerneloops00:31:283
888999625621,2cyclictest6576-21kerneloops23:36:283
888899625622,1cyclictest6576-21kerneloops22:31:432
888899625619,5cyclictest6576-21kerneloops20:52:052
888899625619,4cyclictest6576-21kerneloops00:22:262
888799625622,1cyclictest6576-21kerneloops23:49:551
888799625619,5cyclictest6576-21kerneloops23:56:561
888799625618,5cyclictest6576-21kerneloops19:19:461
888999624621,2cyclictest6576-21kerneloops21:33:073
888999624620,2cyclictest6576-21kerneloops23:20:453
888899624622,1cyclictest6576-21kerneloops00:27:592
888899624621,2cyclictest6576-21kerneloops20:01:162
888899624621,2cyclictest6576-21kerneloops00:02:182
888899624620,2cyclictest6576-21kerneloops21:50:342
888899624618,5cyclictest6576-21kerneloops20:43:542
888799624622,1cyclictest6576-21kerneloops22:40:511
888799624618,5cyclictest6576-21kerneloops19:13:511
888799624617,5cyclictest6576-21kerneloops21:33:491
888799624616,6cyclictest6576-21kerneloops20:22:091
888699624617,5cyclictest6576-21kerneloops22:19:500
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional