You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-03-22 - 16:17

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot2s.osadl.org (updated Sat Mar 22, 2025 12:48:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
159296599278181,17cyclictest171rcu_preempt07:50:033
159296599278181,17cyclictest171rcu_preempt07:50:023
159296499276154,33cyclictest1623932-21kworker/u9:5+xprtiod11:16:512
159296599275184,33cyclictest431rcuop/208:01:013
159296399270134,70cyclictest431rcuop/209:31:401
159296399270134,70cyclictest431rcuop/209:31:401
159296599269131,56cyclictest171rcu_preempt07:26:493
159296599269131,56cyclictest171rcu_preempt07:26:493
159296299265120,85cyclictest0-21swapper/012:31:530
159296599264106,52cyclictest521rcuop/311:11:473
159296499264170,20cyclictest171rcu_preempt07:31:442
159296499264170,20cyclictest171rcu_preempt07:31:442
159296599262127,88cyclictest372-21ntpd12:10:583
159296599262127,88cyclictest372-21ntpd12:10:573
159296299262134,74cyclictest1592961-21cyclictest07:41:110
159296599259185,15cyclictest181rcuog/007:20:063
159296599259185,15cyclictest181rcuog/007:20:063
159296599259185,15cyclictest171rcu_preempt11:03:473
159296599259165,58cyclictest0-21swapper/311:57:293
15929629925997,87cyclictest0-21swapper/012:11:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional