You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-18 - 22:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot2s.osadl.org (updated Wed Jun 18, 2025 12:48:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
204306099272179,58cyclictest171rcu_preempt09:15:310
204306099269153,103cyclictest2087315-21rm11:05:010
204306099260173,56cyclictest2066603-21fw_packets09:25:420
204306099258178,65cyclictest2054713-21kworker/u9:3+xprtiod10:01:550
204306099258178,65cyclictest2054713-21kworker/u9:3+xprtiod10:01:540
204306099258170,75cyclictest2094094-21ntpq11:36:020
204306099256143,98cyclictest2107405-21ssh12:38:410
204306099255182,57cyclictest2054711-21kworker/u9:0+xprtiod08:30:420
204306099255182,57cyclictest2054711-21kworker/u9:0+xprtiod08:30:420
204306099255168,57cyclictest171rcu_preempt11:40:420
204306099254170,70cyclictest289-21rdisc07:32:450
204306099254170,68cyclictest2097999-21grep11:55:040
204306099249132,100cyclictest0-21swapper/008:45:560
204306099249132,100cyclictest0-21swapper/008:45:560
204306099248129,103cyclictest0-21swapper/009:06:560
204306099248129,103cyclictest0-21swapper/009:06:550
204306099245172,58cyclictest151ktimers/008:30:050
204306099245172,58cyclictest151ktimers/008:30:040
204306099245159,72cyclictest0-21swapper/008:40:310
204306099242173,56cyclictest0-21swapper/009:20:340
204306099242173,56cyclictest0-21swapper/009:20:340
204306099242136,91cyclictest0-21swapper/011:45:230
204306099242136,91cyclictest0-21swapper/011:45:220
204306099238159,60cyclictest0-21swapper/008:36:520
204306199237188,17cyclictest171rcu_preempt11:40:001
204306199237130,54cyclictest0-21swapper/111:11:011
204306099235162,58cyclictest2083152-21ls10:45:040
204306099234165,56cyclictest151ktimers/008:50:390
204306099234165,56cyclictest151ktimers/008:50:380
204306099234159,61cyclictest2078807-21kworker/u10:1-events_unbound10:29:270
204306099233171,50cyclictest0-21swapper/008:11:030
204306099233171,50cyclictest0-21swapper/008:11:030
204306099233165,55cyclictest151ktimers/009:05:040
204306099233164,58cyclictest151ktimers/007:15:430
204306099232167,41cyclictest171rcu_preempt12:25:190
204306099232167,41cyclictest171rcu_preempt12:25:180
204306099232149,32cyclictest2051397-21munin-run08:00:000
204306099231167,53cyclictest151ktimers/011:20:020
204306099231162,58cyclictest2063078-21diskmemload10:55:100
204306099228161,56cyclictest14-21ksoftirqd/011:31:060
204306199227155,24cyclictest2093553-21kworker/u9:0-xprtiod11:42:021
204306099227153,58cyclictest0-21swapper/010:46:580
204306099226137,72cyclictest0-21swapper/007:22:270
204306099222140,46cyclictest2072303-21timerwakeupswit09:52:020
204306099222140,46cyclictest2072303-21timerwakeupswit09:52:020
204306199220173,17cyclictest171rcu_preempt10:05:071
204306199220173,17cyclictest171rcu_preempt10:05:061
204306099220149,32cyclictest2049417-21/usr/sbin/munin07:46:550
204306199219171,16cyclictest171rcu_preempt08:30:361
204306199219171,16cyclictest171rcu_preempt08:30:351
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional