You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-25 - 07:12

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack7slot3s.osadl.org (updated Sat May 25, 2024 03:36:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
18765999828,52cyclictest2779-21latency_hist03:17:350
18765999828,52cyclictest2779-21latency_hist03:17:350
18765999528,48cyclictest523-21taskset03:09:230
18765999233,44cyclictest21357-21ntpq02:38:000
18765998826,48cyclictest23260-21awk02:42:590
18765998624,43cyclictest4399-21seq03:20:180
18765998624,43cyclictest4399-21seq03:20:180
18765998530,26cyclictest25706-21taskset02:51:110
18765998424,42cyclictest0-21swapper/003:23:020
18765998224,43cyclictest0-21swapper/003:36:530
18765997731,43cyclictest18855-21aten_rbpower_en02:32:490
18765997625,28cyclictest0-21swapper/003:04:080
18765997124,29cyclictest27618-21taskset02:56:140
18765997021,37cyclictest0-21swapper/002:58:490
18765996623,29cyclictest7978-21chrt03:28:350
18767995216,25cyclictest8150irq/56-dwc_otg_03:12:452
18767995216,25cyclictest8150irq/56-dwc_otg_03:12:452
1876699522,27cyclictest0-21swapper/102:32:461
18766995212,24cyclictest0-21swapper/103:07:441
179042510,2sleep00-21swapper/002:28:060
179042510,2sleep00-21swapper/002:28:060
18768994729,11cyclictest31351-20Xorg03:17:423
18768994729,11cyclictest31351-20Xorg03:17:423
1876699477,27cyclictest0-21swapper/103:22:501
1876699459,10cyclictest0-21swapper/102:47:451
1876699447,25cyclictest0-21swapper/103:27:401
1876799428,23cyclictest0-21swapper/203:22:502
1876699427,25cyclictest0-21swapper/102:42:441
1876699423,21cyclictest0-21swapper/102:37:461
1876799414,6cyclictest0-21swapper/203:27:442
1876899401,8cyclictest8150irq/56-dwc_otg_02:33:203
1876699402,23cyclictest7950irq/56-dwc_otg02:57:351
1876699401,5cyclictest0-21swapper/103:17:341
1876699401,5cyclictest0-21swapper/103:17:341
1876699382,12cyclictest0-21swapper/103:02:411
1876899374,5cyclictest8150irq/56-dwc_otg_03:07:453
1876799379,7cyclictest7950irq/56-dwc_otg03:07:352
1876799373,11cyclictest32724-21unixbench-2d03:08:052
1876699379,7cyclictest23-21ksoftirqd/103:17:521
1876699379,7cyclictest23-21ksoftirqd/103:17:521
1876899367,7cyclictest2189-21unixbench_multi03:13:023
1876899367,7cyclictest2189-21unixbench_multi03:13:023
180052355,14sleep10-21swapper/102:28:081
180052355,14sleep10-21swapper/102:28:081
1876899341,25cyclictest5761-21timerandwakeup03:23:143
1876799344,4cyclictest0-21swapper/203:32:452
178012345,14sleep30-21swapper/302:28:063
178012345,14sleep30-21swapper/302:28:063
18767993310,13cyclictest28985-21timerwakeupswit02:58:042
1835723319,6sleep20-21swapper/202:30:572
1835723319,6sleep20-21swapper/202:30:572
1876799322,7cyclictest0-21swapper/202:42:412
1876699328,9cyclictest7950irq/56-dwc_otg03:34:321
18768993118,5cyclictest8548-21seq03:32:453
1876899311,15cyclictest8150irq/56-dwc_otg_03:02:453
1876799311,19cyclictest19117-21cut02:32:542
1876699314,5cyclictest8050irq/56-dwc_otg_02:58:051
1876899293,5cyclictest8050irq/56-dwc_otg_02:47:343
1876799296,6cyclictest7950irq/56-dwc_otg02:48:002
1876899283,11cyclictest8150irq/56-dwc_otg_02:42:353
1876899281,6cyclictest0-21swapper/302:48:043
18767992821,5cyclictest1292-21runrttasks03:22:352
18767992821,5cyclictest1292-21runrttasks03:22:352
1876799281,17cyclictest27731-21modprobe02:57:342
1876899275,14cyclictest0-21swapper/303:28:013
1876899272,6cyclictest26269-21aten_rbpower_vo02:52:503
1876799279,5cyclictest8050irq/56-dwc_otg_02:37:562
18768992617,6cyclictest28461-21cut02:57:553
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional