You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-12-04 - 22:36

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  

ARM Broadcom BCM2835 @1400 MHz, Linux 4.18.16-rt9 (Profile)

Latency plot of shadow in rack #7, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot3s.osadl.org (updated Sun Dec 04, 2022 12:43:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2417323820,5sleep324073-21ls07:10:223
24303991114,11cyclictest18962-21ssh10:50:380
94442920,2sleep30-21swapper/311:18:513
94442920,2sleep30-21swapper/311:18:513
149062810,6sleep12430499cyclictest12:05:391
2430399791,36cyclictest0-21swapper/007:50:350
295862780,2sleep20-21swapper/210:22:462
2430499786,44cyclictest0-21swapper/110:05:371
24303997716,35cyclictest0-21swapper/010:15:360
24303997416,29cyclictest0-21swapper/010:45:360
209952740,2sleep10-21swapper/112:12:431
24303997126,10cyclictest0-21swapper/012:10:330
214852710,2sleep10-21swapper/110:53:211
2430599686,6cyclictest7850irq/56-dwc_otg10:45:362
243872670,2sleep20-21swapper/210:15:542
9882660,2sleep22430599cyclictest11:48:132
24303996624,6cyclictest0-21swapper/009:00:350
24303996623,21cyclictest7159-21aten_rbpower_cu09:15:360
2430399661,8cyclictest13653-21aten_rbpower_vo08:10:370
2430499647,47cyclictest0-21swapper/111:51:301
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional