You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-03-18 - 05:27

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack7slot4s.osadl.org (updated Tue Mar 18, 2025 00:45:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
554899573,38cyclictest20110-21ssh21:35:142
5548995419,25cyclictest27-21ksoftirqd/222:50:082
5559995241,7cyclictest25866irq/58-eth023:15:133
5559995241,7cyclictest25866irq/58-eth023:15:133
554899514,23cyclictest261rcuc/200:30:092
553099501,42cyclictest16821-21sendmail-msp20:00:120
553899471,34cyclictest12876-21sendmail-msp22:40:111
553899471,34cyclictest12876-21sendmail-msp22:40:111
5530994715,22cyclictest12-21ksoftirqd/023:50:130
5538994535,7cyclictest24471-21sendmail-msp22:00:141
5530994417,19cyclictest31715-21sendmail-msp21:20:130
5530994417,19cyclictest31715-21sendmail-msp21:20:130
553899434,35cyclictest8741-21sendmail-msp23:00:121
555999424,24cyclictest25866irq/58-eth021:15:133
554899421,23cyclictest19604-21ssh00:15:132
554899421,23cyclictest19604-21ssh00:15:132
5559994110,19cyclictest25866irq/58-eth020:45:123
554899412,32cyclictest11336-21ssh22:37:532
554899402,19cyclictest32543-21sh22:29:062
5559993812,19cyclictest0-21swapper/322:10:083
554899382,30cyclictest9937-21sendmail-msp21:00:182
554899382,18cyclictest21771-21ssh21:12:422
5559993726,4cyclictest25866irq/58-eth023:30:093
554899361,31cyclictest3598-21sendmail-msp20:20:112
553899352,29cyclictest2090-21sendmail-msp23:40:141
553899351,25cyclictest16393-21sh21:55:151
554899342,16cyclictest0-21swapper/223:17:062
554899342,16cyclictest0-21swapper/223:17:062
554899341,11cyclictest131rcu_preempt20:45:132
553899344,20cyclictest21-21ksoftirqd/121:40:121
553099349,14cyclictest12-21ksoftirqd/020:40:150
5548993314,11cyclictest1924-21sendmail-msp19:40:162
5548993314,11cyclictest1924-21sendmail-msp19:40:152
554899331,23cyclictest1110-21ssh22:30:102
5548993312,11cyclictest710-21rs:main2
553899333,17cyclictest4557-21ssh22:10:091
553099332,23cyclictest21086-21sendmail-msp22:21:060
553099331,23cyclictest15075-21sendmail-msp19:20:140
553099331,23cyclictest15075-21sendmail-msp19:20:130
5530993217,11cyclictest30914-21sendmail-msp00:00:160
553899313,24cyclictest5531-21sendmail-msp23:20:131
553899312,22cyclictest9937-21sendmail-msp21:00:061
5530993119,7cyclictest121ksoftirqd/023:25:060
554899303,21cyclictest0-21swapper/200:13:072
554899303,20cyclictest0-21swapper/219:55:132
554899303,18cyclictest22146irq/40-dwc2_hso20:50:142
554899303,18cyclictest22146irq/40-dwc2_hso20:05:142
554899302,18cyclictest22146irq/40-dwc2_hso19:35:142
5538993014,12cyclictest31824-21ssh21:20:021
553099302,19cyclictest15413-21ssh21:10:110
5530993016,8cyclictest12-21ksoftirqd/023:43:050
554899294,17cyclictest22146irq/40-dwc2_hso20:55:172
554899292,21cyclictest7007-21ssh21:49:062
553899291,21cyclictest5982-21ssh21:22:441
553899291,21cyclictest5982-21ssh21:22:431
553099292,20cyclictest2404-21ssh21:42:460
553099292,19cyclictest20430-21ssh22:44:060
553099292,19cyclictest20430-21ssh22:44:050
554899282,20cyclictest0-21swapper/221:50:152
554899282,10cyclictest10069-21ssh21:28:062
553099282,19cyclictest24898-21ssh22:50:070
555999273,16cyclictest0-21swapper/323:25:073
555999273,16cyclictest0-21swapper/322:04:063
555999273,16cyclictest0-21swapper/321:42:463
554899273,9cyclictest0-21swapper/219:30:172
554899273,12cyclictest0-21swapper/200:00:132
554899271,19cyclictest8997-21ssh23:00:062
553899273,7cyclictest21-21ksoftirqd/119:35:131
553899272,17cyclictest14252-21ssh23:25:061
553899272,14cyclictest665-21ntpd23:50:121
5538992719,6cyclictest601-21rngd19:15:171
5538992719,6cyclictest601-21rngd19:15:161
553099274,4cyclictest131rcu_preempt20:10:160
555999263,17cyclictest0-21swapper/322:37:533
555999263,17cyclictest0-21swapper/322:18:073
555999263,15cyclictest0-21swapper/300:35:143
555999263,13cyclictest25866irq/58-eth021:10:113
555999261,14cyclictest0-21swapper/321:55:143
554899263,14cyclictest22146irq/40-dwc2_hso20:35:142
554899263,14cyclictest13950-21ssh00:35:142
554899262,13cyclictest2455-21ssh23:40:142
554899261,16cyclictest22146irq/40-dwc2_hso19:10:122
5538992610,6cyclictest131rcu_preempt21:12:421
555999252,17cyclictest0-21swapper/322:50:073
555999252,17cyclictest0-21swapper/300:12:063
5559992512,9cyclictest25866irq/58-eth023:40:123
555999251,15cyclictest0-21swapper/323:20:143
554899252,8cyclictest9538-21ssh00:08:142
554899252,18cyclictest5583-21ssh21:22:072
554899252,18cyclictest5583-21ssh21:22:062
554899252,13cyclictest855-21ssh22:55:152
5548992513,9cyclictest0-21swapper/221:40:062
5548992512,10cyclictest21333-21sshd22:20:072
554899250,19cyclictest73-21kswapd023:20:162
553899251,6cyclictest21-21ksoftirqd/120:20:151
5538992511,4cyclictest21-21ksoftirqd/121:53:071
553099253,16cyclictest12-21ksoftirqd/000:10:140
553099252,9cyclictest12-21ksoftirqd/019:50:110
553099251,4cyclictest131rcu_preempt20:30:170
555999249,12cyclictest0-21swapper/322:30:093
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional