You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-09-14 - 15:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot4s.osadl.org (updated Sat Sep 14, 2024 12:45:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26467998229,9cyclictest131rcu_preempt08:20:130
26525997853,18cyclictest25866irq/58-eth009:50:143
2646799622,10cyclictest131rcu_preempt07:40:130
2646799584,44cyclictest6177-21ssh11:50:130
2646799584,44cyclictest6177-21ssh11:50:130
2646799533,45cyclictest28426-21ssh10:45:130
26525995139,6cyclictest25866irq/58-eth011:45:143
26525995127,15cyclictest25866irq/58-eth010:00:133
2646799492,9cyclictest131rcu_preempt12:20:130
26467994533,6cyclictest12233-21diskmemload11:15:140
26467994533,6cyclictest12233-21diskmemload11:15:130
26467994412,3cyclictest131rcu_preempt12:10:110
2652599422,24cyclictest25866irq/58-eth011:30:153
2648899423,34cyclictest7808-21ssh10:10:121
2646799415,30cyclictest29738-21ssh11:45:140
2650799391,7cyclictest27-21ksoftirqd/209:30:132
2650799387,15cyclictest27-21ksoftirqd/210:45:132
26507993723,6cyclictest27-21ksoftirqd/209:19:082
2652599352,24cyclictest25866irq/58-eth010:45:133
2650799352,9cyclictest5632-21ssh10:30:142
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional