You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-09-21 - 23:56

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot4s.osadl.org (updated Thu Sep 21, 2023 12:45:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2523299752,47cyclictest29306-21ssh10:05:200
2523299711,8cyclictest131rcu_preempt08:55:200
2523299682,35cyclictest28996-21ssh09:45:190
2523299643,38cyclictest13216-21ssh09:55:170
2523299571,7cyclictest131rcu_preempt09:00:170
2523299548,3cyclictest131rcu_preempt10:00:170
2523799522,23cyclictest0-21swapper/009:35:200
2523799521,28cyclictest0-21swapper/012:25:210
2523799510,26cyclictest0-21swapper/009:20:190
2523299512,6cyclictest131rcu_preempt12:10:200
2523299501,22cyclictest12-21ksoftirqd/012:00:190
2523299491,26cyclictest19432-21ssh12:30:150
25232994713,14cyclictest12-21ksoftirqd/011:20:210
2524299463,29cyclictest10131-21ssh09:10:160
2523299462,22cyclictest17582-21ssh09:15:200
2523299461,34cyclictest25637-21ssh12:15:200
2523299434,20cyclictest25224-21cyclictest07:45:200
2523299421,4cyclictest0-21swapper/010:35:200
2524299391,32cyclictest8097-21sh12:05:200
2523299397,9cyclictest0-21swapper/007:50:200
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional