You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-21 - 03:45

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot4s.osadl.org (updated Sun Apr 21, 2024 00:45:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
49799724,6cyclictest131rcu_preempt23:50:110
49799693,6cyclictest131rcu_preempt21:35:120
528996446,11cyclictest26866irq/58-eth022:05:133
50899644,45cyclictest4224-21ssh23:40:091
50899564,36cyclictest3882-21ssh00:20:111
50899522,35cyclictest10879-21ssh21:45:131
50899450,34cyclictest27764-21ssh23:15:101
528994117,15cyclictest26866irq/58-eth021:50:143
508994114,18cyclictest21-21ksoftirqd/120:40:111
51799402,27cyclictest12941-21ssh00:05:142
517994017,18cyclictest0-21swapper/220:45:132
49799401,28cyclictest2736-21sh21:20:130
51799382,29cyclictest11052-21latency_hist22:45:012
52899374,23cyclictest26866irq/58-eth023:15:093
508993723,10cyclictest21-21ksoftirqd/100:00:141
52899362,21cyclictest26866irq/58-eth019:15:133
51799362,17cyclictest25840-21ssh00:33:262
51799361,27cyclictest28459-21ssh23:35:162
50899361,26cyclictest2791-21ssh21:40:151
49799362,28cyclictest2817-21sh22:00:130
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional