You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-02-10 - 23:08

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot4s.osadl.org (updated Mon Feb 10, 2025 12:45:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
435299661,51cyclictest28615-21sendmail-msp12:20:130
4352995826,8cyclictest131rcu_preempt09:55:140
437299531,29cyclictest7380-21sendmail-msp08:20:142
4352994911,31cyclictest31196-21sendmail-msp11:20:110
436499453,34cyclictest16719-21sendmail-msp10:20:121
4372994415,18cyclictest27-21ksoftirqd/207:45:132
436499443,36cyclictest13894-21sendmail-msp07:20:131
437299431,35cyclictest9951-21ssh12:30:092
437299431,35cyclictest9951-21ssh12:30:082
4364994323,17cyclictest2645-21sendmail-msp11:00:121
435299431,35cyclictest31396-21sendmail-msp09:40:130
437299422,20cyclictest14546-21ssh10:15:512
437299421,17cyclictest28988-21ssh12:20:122
4352994238,2cyclictest0-21swapper/012:00:520
4352994214,21cyclictest23887-21sendmail-msp10:00:130
437299412,33cyclictest16450-21ssh09:55:122
436499402,33cyclictest30304-21sendmail-msp11:40:131
4383993922,11cyclictest25866irq/58-eth007:15:143
4383993730,4cyclictest25866irq/58-eth011:20:123
438399371,24cyclictest25866irq/58-eth011:30:093
437299372,18cyclictest7188-21ssh12:06:072
438399367,18cyclictest25866irq/58-eth010:35:133
437299362,20cyclictest20430-21sendmail-msp08:00:142
4383993524,6cyclictest25866irq/58-eth012:35:123
4364993513,15cyclictest948-21sendmail-msp07:40:141
435299351,3cyclictest131rcu_preempt07:45:140
4383993416,10cyclictest25866irq/58-eth011:15:133
436499341,23cyclictest27990-21ssh10:55:131
437299332,24cyclictest22502-21ssh11:15:152
4364993326,3cyclictest211ksoftirqd/109:00:121
4364993318,8cyclictest131rcu_preempt10:40:131
438399321,22cyclictest25866irq/58-eth009:35:153
437299322,15cyclictest22146irq/40-dwc2_hso11:20:102
436499312,22cyclictest29856-21ssh12:00:111
4364993117,8cyclictest0-21swapper/112:20:151
436499311,19cyclictest26807-21sendmail-msp08:40:131
435299315,23cyclictest1822-21ssh10:35:130
435299313,8cyclictest131rcu_preempt07:10:130
435299312,24cyclictest20290-21apt-get10:50:090
435299312,21cyclictest22475-21ssh11:15:120
435299311,27cyclictest2645-21sendmail-msp11:00:130
438399301,16cyclictest25866irq/58-eth008:55:153
437299303,11cyclictest0-21swapper/212:19:112
437299301,8cyclictest2407-21ssh10:10:072
436499303,20cyclictest21-21ksoftirqd/109:20:141
4364993017,8cyclictest23666-21diskmemload11:35:161
437299293,20cyclictest0-21swapper/210:35:132
437299293,17cyclictest22146irq/40-dwc2_hso08:45:122
437299292,21cyclictest17883-21ssh11:31:022
437299291,13cyclictest22146irq/40-dwc2_hso10:40:112
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional