You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-20 - 17:30

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot7s.osadl.org (updated Sat Apr 20, 2024 12:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7467210389,9sleep10-21swapper/107:07:191
7552210162,34sleep30-21swapper/307:08:263
751128566,8sleep00-21swapper/007:07:540
755627757,16sleep20-21swapper/207:08:292
7777992719,5cyclictest39-21ksoftirqd/312:05:003
7777992621,3cyclictest39-21ksoftirqd/311:34:313
777399250,24cyclictest0-21swapper/211:45:312
777399240,23cyclictest0-21swapper/211:55:492
776899234,6cyclictest13-21ksoftirqd/011:47:100
777799224,3cyclictest39-21ksoftirqd/312:09:363
777799220,10cyclictest0-21swapper/307:30:133
777799220,10cyclictest0-21swapper/307:30:133
7773992219,2cyclictest25655-21head07:45:172
7768992220,1cyclictest13-21ksoftirqd/011:00:310
777799213,4cyclictest39-21ksoftirqd/308:20:163
777399210,20cyclictest0-21swapper/208:30:152
776899210,18cyclictest0-21swapper/011:20:120
777799209,4cyclictest39-21ksoftirqd/310:50:173
777799202,5cyclictest39-21ksoftirqd/310:30:243
777399200,0cyclictest0-21swapper/210:54:162
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional