You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-09-22 - 00:11

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot7s.osadl.org (updated Thu Sep 21, 2023 12:44:01)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1621210389,9sleep10-21swapper/107:09:041
1481210386,12sleep30-21swapper/307:07:183
158529070,16sleep00-21swapper/007:08:350
147528467,13sleep20-21swapper/207:07:122
164872450,0sleep10-21swapper/110:38:281
178599310,0cyclictest0-21swapper/111:15:231
1788992827,1cyclictest0-21swapper/209:46:222
178899280,28cyclictest0-21swapper/210:36:082
178899260,26cyclictest0-21swapper/210:11:052
1788992423,1cyclictest0-21swapper/211:54:552
178899240,24cyclictest0-21swapper/209:51:022
178899240,22cyclictest0-21swapper/210:45:072
178899230,23cyclictest0-21swapper/210:17:552
178199230,22cyclictest0-21swapper/012:16:540
178899222,19cyclictest26788-21diskmemload10:28:092
178599220,1cyclictest0-21swapper/111:57:021
179199210,1cyclictest0-21swapper/309:51:043
178899210,21cyclictest0-21swapper/211:11:002
178899210,17cyclictest0-21swapper/209:16:452
178599216,9cyclictest17584-21ssh09:55:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional