You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-12 - 23:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot7s.osadl.org (updated Mon May 12, 2025 12:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
14686210987,6sleep10-21swapper/107:08:351
1471029667,9sleep00-21swapper/007:08:540
1449029582,9sleep30-21swapper/307:06:043
1447428669,13sleep20-21swapper/207:05:502
14873992313,6cyclictest25-21ksoftirqd/109:18:051
1487899212,18cyclictest17327-21aten2_r7power_e10:55:112
1487899210,21cyclictest0-21swapper/209:47:282
1487899210,21cyclictest0-21swapper/209:32:492
1487899210,20cyclictest0-21swapper/210:42:572
14873992114,2cyclictest25-21ksoftirqd/111:04:381
14878992019,1cyclictest0-21swapper/211:55:492
14878992017,2cyclictest32-21ksoftirqd/208:40:002
1487899201,0cyclictest141rcu_preempt10:17:062
14873992012,4cyclictest25-21ksoftirqd/112:30:151
1487899190,19cyclictest0-21swapper/212:28:432
14873991918,1cyclictest0-21swapper/111:35:131
14883991817,1cyclictest0-21swapper/312:25:133
14883991817,1cyclictest0-21swapper/311:56:193
1487399182,3cyclictest141rcu_preempt11:27:101
1487399181,6cyclictest0-21swapper/111:50:141
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional