You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-14 - 21:04
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 50 million
Resolution of latency scale: reduced 
Duration: 5 hours, 33 minutes
Characteristics of the 10 highest latencies:
System rack8slot1.osadl.org (updated Mon Jul 14, 2025 12:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1688999216114,0cyclictest0-21swapper08:38:250
1688999210114,0cyclictest0-21swapper11:44:010
1688999209111,0cyclictest0-21swapper10:49:330
1688999209110,0cyclictest0-21swapper08:58:110
1688999208128,0cyclictest5854-21awk07:53:200
1688999207111,0cyclictest0-21swapper08:23:220
1688999207108,0cyclictest0-21swapper08:33:560
1688999206104,0cyclictest0-21swapper08:08:170
1688999205113,0cyclictest0-21swapper10:23:550
1688999204122,0cyclictest0-21swapper07:38:390
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional