You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 20:03

x86 AMD K6-3D @300 MHz, Linux 5.6.19-rt11-k6 (Profile)

Latency plot of system in rack #8, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l50000000 -m -n -p99 -i400 -h800 -q
Total number of samples: 50 million
Resolution of latency scale: reduced 
Duration: 5 hours, 33 minutes
Characteristics of the 792 highest latencies:
System rack8slot1.osadl.org (updated Fri Jul 01, 2022 12:43:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
186459930668,0cyclictest4807-21cron11:04:220
1864599299111,0cyclictest9-21ksoftirqd/010:04:530
186459929782,0cyclictest11912-21idleruntime-cro11:24:230
1864599294100,0cyclictest2064-21aten_r8power_cu10:55:200
186459929225,0cyclictest2971-21syslogd10:04:220
186459929149,0cyclictest1535-21jbd2/hda3-807:14:290
186459928969,0cyclictest22551-21cron11:54:280
186459928887,0cyclictest1129-21kworker/u2:209:31:180
186459928780,0cyclictest15929-21df_abs11:34:570
186459928756,0cyclictest4343-21idleruntime-cro12:34:220
186459928756,0cyclictest21243-21idleruntime-cro10:19:230
186459928646,0cyclictest2971-21syslogd12:39:250
186459928563,0cyclictest15498-21kworker/u2:112:20:280
186459928556,0cyclictest28372-21aten_r8power_cu07:35:220
186459928499,0cyclictest15498-21kworker/u2:112:06:060
186459928458,0cyclictest27667-21vmstat09:05:090
186459928361,0cyclictest3360-21runrttasks11:50:490
1864599283101,0cyclictest15498-21kworker/u2:111:45:310
186459928281,0cyclictest2971-21syslogd09:24:240
186459928253,0cyclictest30982-21aten_r8power_cu10:45:220
186459928252,0cyclictest27505-21cron07:34:230
186459928223,0cyclictest2971-21syslogd08:14:230
186459928176,0cyclictest2971-21syslogd10:24:230
186459928120,0cyclictest24980-21if_eth010:29:380
186459928079,0cyclictest1129-21kworker/u2:208:26:140
186459927963,0cyclictest2971-21syslogd10:39:230
186459927961,0cyclictest26125-21cut09:00:210
186459927949,0cyclictest7102-21aten_r8power_vo08:05:490
186459927749,0cyclictest23487-21cron08:54:220
186459927722,0cyclictest8296-21fschecks_time09:40:470
186459927670,0cyclictest1196-21cron10:54:220
186459927650,0cyclictest1535-21jbd2/hda3-810:24:280
186459927563,0cyclictest27997-21munin-node12:10:050
186459927469,0cyclictest30124-21cron10:44:220
186459927433,0cyclictest15836-21perl08:30:440
186459927255,0cyclictest14547-21hostname11:30:260
186459927246,0cyclictest2971-21syslogd08:59:260
186459927226,0cyclictest11934-21aten_r8power_cu08:20:220
186459927173,0cyclictest30766-21seq09:14:380
186459927125,0cyclictest30262-21munin-node12:15:050
186459927047,0cyclictest11018-21cpu09:49:590
186459926950,0cyclictest19681-21cut07:10:340
186459926852,0cyclictest17221-21cron11:39:300
186459926796,0cyclictest2520-21cron12:29:220
186459926648,0cyclictest3492-1kworker/0:0H09:35:160
186459926648,0cyclictest18795-21munin-node08:40:080
186459926587,0cyclictest8467-21munin-node11:15:480
186459926531,0cyclictest30177-21aten_r8power_vo09:10:500
186459926522,0cyclictest18919-21perl10:10:450
1864599265156,0cyclictest0-21swapper07:50:500
186459926440,0cyclictest2139-21cron07:54:290
186459926347,0cyclictest25196-21aten_r8power_cu12:00:210
186459926245,0cyclictest20560-21vmstat08:45:060
186459926154,0cyclictest14135-21cron09:59:220
186459926049,0cyclictest9454-21mailstats08:14:380
186459925890,0cyclictest1129-21kworker/u2:208:36:150
186459925645,0cyclictest3492-1kworker/0:0H11:05:250
186459925621,0cyclictest3492-1kworker/0:0H08:00:120
186459925557,0cyclictest111rcu_preempt07:24:290
186459925547,0cyclictest29694-21python07:39:540
186459925443,0cyclictest3503-21cron09:29:220
186459925421,0cyclictest31936-21aten_r8power_cu07:45:230
186459925257,0cyclictest0-21swapper11:25:060
186459925248,0cyclictest23049-21aten_r8power_cu07:20:220
186459924742,0cyclictest7192-21munin-node11:10:070
186459923942,0cyclictest9685-21aten_r8power_cu09:45:220
1011470,0rcuc/016824-21cron07:04:250
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional