You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-06-25 - 14:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 2 SMIs that occured during the measurement.
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot2.osadl.org (updated Tue Jun 25, 2024 00:45:17)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,7247
"cycles":100000000,7246
"load":"idle",7245
"condition":{7244
"clock":"2100"7242
"family":"x86",7241
"vendor":"Intel",7240
"processor":{7238
"dataset":"2024-01-08T15:38:33+01:00"7236
"origin":"2024-01-08T12:43:31+01:00",7235
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional