You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-08 - 01:16
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 2 SMIs that occured during the measurement.
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot2.osadl.org (updated Thu Dec 07, 2023 12:43:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1597699122119,2cyclictest0-21swapper/207:13:032
769021050,0sleep00-21swapper/012:06:040
769021050,0sleep00-21swapper/012:06:040
1597699103101,1cyclictest0-21swapper/208:37:402
4492920,1sleep00-21swapper/011:58:540
192382850,1sleep30-21swapper/311:47:033
78492810,0sleep00-21swapper/010:26:240
78492810,0sleep00-21swapper/010:26:240
15975994738,8cyclictest0-21swapper/107:13:031
59802370,1sleep30-21swapper/311:33:083
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional