You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-14 - 12:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 2 SMIs that occured during the measurement.
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack8slot2.osadl.org (updated Sun Apr 14, 2024 00:45:17)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,7247
"cycles":100000000,7246
"load":"idle",7245
"condition":{7244
"clock":"2100"7242
"family":"x86",7241
"vendor":"Intel",7240
"processor":{7238
"dataset":"2024-01-08T15:38:33+01:00"7236
"origin":"2024-01-08T12:43:31+01:00",7235
"timestamps":{7234
"granularity":"microseconds"7232
5011:29:147230
132,11:30:367229
31,11:28:557228
109,11:30:137227
"maxima":[7226
011:28:247223
0,11:28:247222
0,11:28:247221
0,11:28:247220
0,11:28:247219
0,11:28:247218
0,11:28:247217
0,11:28:247216
0,11:28:247215
0,11:28:247214
0,11:28:247213
0,11:28:247212
0,11:28:247211
0,11:28:247210
0,11:28:247209
0,11:28:247208
0,11:28:247207
0,11:28:247206
0,11:28:247205
0,11:28:247204
0,11:28:247203
0,11:28:247202
0,11:28:247201
0,11:28:247200
0,11:28:247199
0,11:28:247198
0,11:28:247197
0,11:28:247196
0,11:28:247195
0,11:28:247194
0,11:28:247193
0,11:28:247192
0,11:28:247191
0,11:28:247190
0,11:28:247189
0,11:28:247188
0,11:28:247187
0,11:28:247186
0,11:28:247185
0,11:28:247184
0,11:28:247183
0,11:28:247182
0,11:28:247181
0,11:28:247180
0,11:28:247179
0,11:28:247178
0,11:28:247177
0,11:28:247176
0,11:28:247175
0,11:28:247174
0,11:28:247173
0,11:28:247172
0,11:28:247171
0,11:28:247170
0,11:28:247169
0,11:28:247168
0,11:28:247167
0,11:28:247166
0,11:28:247165
0,11:28:247164
0,11:28:247163
0,11:28:247162
0,11:28:247161
0,11:28:247160
0,11:28:247159
0,11:28:247158
0,11:28:247157
0,11:28:247156
0,11:28:247155
0,11:28:247154
0,11:28:247153
0,11:28:247152
0,11:28:247151
0,11:28:247150
0,11:28:247149
0,11:28:247148
0,11:28:247147
0,11:28:247146
0,11:28:247145
0,11:28:247144
0,11:28:247143
0,11:28:247142
0,11:28:247141
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional