You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-27 - 15:40

x86 Intel Core i3-2310E @2100 MHz, Linux 5.10.47-rt46 (Profile)

Latency plot of system in rack #8, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 2 SMIs that occured during the measurement.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100, Linux 4.9.20-rt16, x86_64 highest latencies:
System rack8slot2.osadl.org (updated Fri Jan 27, 2023 12:43:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
135999115113,1cyclictest0-21swapper/008:21:460
2616121050,0sleep10-21swapper/112:10:361
13609910597,7cyclictest1272-21strings08:21:461
21022900,0sleep30-21swapper/310:20:563
204992880,0sleep10-21swapper/109:38:141
217132830,0sleep20-21swapper/210:37:432
98322820,1sleep20-21swapper/212:24:282
165722780,0sleep20-21swapper/211:31:332
97532410,0sleep10-21swapper/109:28:361
135999360,16cyclictest0-21swapper/009:06:270
251302310,1sleep10-21swapper/111:40:301
184442290,1sleep20-21swapper/210:06:282
1362992826,1cyclictest0-21swapper/307:11:203
135999280,14cyclictest0-21swapper/012:21:220
136099270,26cyclictest0-21swapper/107:11:211
135999270,26cyclictest0-21swapper/008:01:220
136199241,22cyclictest0-21swapper/208:01:232
136299231,1cyclictest0-21swapper/312:06:273
136299220,21cyclictest0-21swapper/308:26:253
1362992113,3cyclictest34-21ksoftirqd/312:00:353
136199210,3cyclictest21916-21diskmemload10:16:242
136099210,1cyclictest0-21swapper/110:11:231
135999217,7cyclictest9832-21awk11:56:090
135082210,0sleep20-21swapper/211:58:432
1362992018,1cyclictest0-21swapper/309:16:243
135999200,2cyclictest0-21swapper/010:16:340
136299195,5cyclictest141rcu_preempt11:18:193
136299186,9cyclictest0-21swapper/312:20:413
136299181,5cyclictest141rcu_preempt12:14:273
136099182,5cyclictest0-21swapper/110:01:311
260292170,0sleep20-21swapper/212:10:252
21292170,0sleep00-21swapper/011:48:190
196172170,6sleep012-21ksoftirqd/010:36:280
1362991711,4cyclictest17739-21head12:31:273
136199176,6cyclictest20480-21gltestperf11:06:332
135999174,7cyclictest12769-21idleruntime-cro07:36:090
135999172,8cyclictest15411-21munin-run12:01:090
135999171,9cyclictest17798-21munin-run10:06:090
200532160,1sleep2281ksoftirqd/212:04:562
136299163,5cyclictest141rcu_preempt11:37:593
136299162,2cyclictest141rcu_preempt09:56:433
1362991611,2cyclictest34-21ksoftirqd/310:31:153
136299160,5cyclictest31191-21munin-run11:46:093
135999161,8cyclictest29155-21awk10:16:090
135999160,1cyclictest0-21swapper/011:26:380
135999160,1cyclictest0-21swapper/011:26:380
136299158,5cyclictest34-21ksoftirqd/312:03:393
136299154,5cyclictest21343-21ssh09:39:213
136299154,2cyclictest141rcu_preempt12:26:193
136299154,2cyclictest141rcu_preempt11:09:293
136299154,2cyclictest141rcu_preempt09:46:393
136299154,2cyclictest141rcu_preempt09:12:333
136299153,5cyclictest141rcu_preempt10:36:233
136299153,1cyclictest141rcu_preempt09:44:273
136299153,11cyclictest0-21swapper/307:35:433
136299152,4cyclictest141rcu_preempt10:21:173
136199151,12cyclictest31169-21cron11:46:092
136199150,1cyclictest0-21swapper/208:31:112
136099154,8cyclictest0-21swapper/110:24:291
136099152,5cyclictest0-21swapper/109:59:581
136099150,14cyclictest0-21swapper/110:26:331
135999151,8cyclictest8312-21perf10:56:090
135999151,7cyclictest24958-21munin-run11:11:090
320312140,4sleep132036-21fschecks_count11:46:231
136299145,4cyclictest34-21ksoftirqd/311:51:233
136299145,4cyclictest331rcuc/311:31:353
136299144,5cyclictest0-21swapper/309:31:213
136299143,2cyclictest141rcu_preempt10:26:533
136299142,5cyclictest141rcu_preempt07:17:233
136299142,2cyclictest141rcu_preempt10:12:453
136299141,5cyclictest141rcu_preempt12:37:433
136199145,7cyclictest7160-1kworker/u9:210:11:332
136099142,9cyclictest15032-21wc07:41:091
136099140,2cyclictest0-21swapper/108:56:301
135999146,7cyclictest0-21swapper/012:36:090
135999140,8cyclictest6148-21perf07:21:090
135999140,8cyclictest26613-21idleruntime-cro12:11:090
13172143,7sleep20-21swapper/207:11:112
64922130,2sleep26503-21ssh10:24:252
136299135,7cyclictest34-21ksoftirqd/311:26:093
136299135,3cyclictest0-21swapper/308:52:473
136299134,8cyclictest34-21ksoftirqd/310:09:053
136299134,8cyclictest0-21swapper/308:50:273
136299134,6cyclictest3553-21ssh09:22:453
136299133,1cyclictest141rcu_preempt10:59:413
136299133,1cyclictest141rcu_preempt09:26:453
136299131,5cyclictest17082-21cron07:46:093
136299131,2cyclictest141rcu_preempt09:54:273
136199138,3cyclictest28-21ksoftirqd/207:31:092
136199135,6cyclictest0-21swapper/209:37:302
136199134,4cyclictest15045-21ssh09:33:182
136199134,4cyclictest0-21swapper/209:29:482
136199134,3cyclictest0-21swapper/210:33:172
136099136,5cyclictest27157-21awk11:11:461
136099135,7cyclictest0-21swapper/110:52:091
136099130,3cyclictest27480-21sh09:45:131
135999139,2cyclictest19764-21grep07:51:300
135999132,6cyclictest0-21swapper/011:17:520
136299127,4cyclictest34-21ksoftirqd/310:41:233
136299127,3cyclictest15734-21timerandwakeup11:01:413
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional