You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 17:30

x86 Intel Core i3-2310E @2100 MHz, Linux 5.10.47-rt46 (Profile)

Latency plot of system in rack #8, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 2 SMIs that occured during the measurement.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack8slot2.osadl.org (updated Mon Jun 27, 2022 12:43:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1827621130,0sleep00-21swapper/009:51:530
25952210644,29sleep00-21swapper/007:13:120
1123521040,0sleep30-21swapper/311:27:093
954021030,0sleep20-21swapper/210:17:132
738821030,1sleep00-21swapper/008:55:250
1113321020,0sleep10-21swapper/110:19:561
95542960,0sleep00-21swapper/012:00:130
201012950,0sleep00-21swapper/009:20:140
2577829346,34sleep20-21swapper/207:10:572
2604229247,33sleep30-21swapper/307:14:243
2417229047,31sleep10-21swapper/107:10:081
29802890,0sleep30-21swapper/311:53:113
8012690,0sleep00-21swapper/009:34:090
273162380,1sleep20-21swapper/209:27:302
26367993735,1cyclictest0-21swapper/007:15:020
26368993224,7cyclictest0-21swapper/107:15:021
186142320,0sleep00-21swapper/012:10:150
69272310,0sleep30-21swapper/308:55:203
156722310,1sleep30-21swapper/308:00:243
2636999290,27cyclictest0-21swapper/209:10:112
26367992925,2cyclictest8439-21ssh11:25:020
2636799290,28cyclictest0-21swapper/009:10:110
118562280,1sleep2271rcuc/211:28:122
26370992725,1cyclictest0-21swapper/311:10:103
9152260,1chrt916-21ssh11:15:543
110412240,0sleep20-21swapper/210:53:122
217572230,1chrt21760-21sed08:15:182
2637099221,20cyclictest0-21swapper/308:50:003
135922220,0sleep30-21swapper/311:30:143
2636899210,20cyclictest0-21swapper/110:55:111
26368992016,2cyclictest5978-21grep11:55:241
2636899200,1cyclictest0-21swapper/111:35:171
2637099190,18cyclictest0-21swapper/309:30:123
2636799194,8cyclictest11184-21munin-run10:19:590
186232190,1chrt0-21swapper/211:35:222
2636799173,8cyclictest20614-21munin-run08:14:590
2636899161,1cyclictest0-21swapper/112:15:021
2636799163,9cyclictest12-21ksoftirqd/011:05:160
2636899154,4cyclictest141rcu_preempt11:48:221
2636899151,4cyclictest141rcu_preempt11:13:361
2636799153,9cyclictest0-21swapper/012:21:380
2637099143,7cyclictest0-21swapper/309:40:153
2637099143,6cyclictest21589-21kworker/u8:009:22:563
2636999144,5cyclictest0-21swapper/208:27:272
2636999143,10cyclictest0-21swapper/207:52:112
2636999140,12cyclictest7422-21ssh11:24:002
2636899145,4cyclictest0-21swapper/112:33:331
2636899145,4cyclictest0-21swapper/108:35:161
2636899145,4cyclictest0-21swapper/108:03:441
2636899143,8cyclictest32686-21pmu-power11:15:261
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional