You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-05-28 - 22:14

x86 Intel Core i5-750 @2667 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #8, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack8slot3.osadl.org (updated Sun May 28, 2023 12:44:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
33252220156,60sleep00-21swapper/007:08:030
25392207107,94sleep30-21swapper/307:05:213
31352181161,15sleep10-21swapper/107:06:031
31182180152,15sleep20-21swapper/207:05:532
267582820,2sleep10-21swapper/108:05:181
6092760,0sleep1241ktimersoftd/110:28:031
3757993117,13cyclictest0-21swapper/212:17:242
375699315,25cyclictest0-21swapper/107:50:231
3757993014,6cyclictest0-21swapper/212:05:562
375699306,23cyclictest0-21swapper/110:05:271
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional