You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-10-01 - 21:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack8slot3.osadl.org (updated Sun Oct 01, 2023 12:44:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
250672179160,15sleep20-21swapper/207:06:162
248352179105,68sleep30-21swapper/307:05:013
252202177161,12sleep10-21swapper/107:08:001
249782174105,65sleep00-21swapper/007:05:140
315992940,4sleep30-21swapper/311:14:273
206072870,4sleep20-21swapper/209:30:002
147552740,2sleep20-21swapper/210:25:312
68372380,0sleep041ktimersoftd/012:24:240
25604993316,16cyclictest0-21swapper/110:14:171
25623993115,15cyclictest173802sleep310:29:253
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional