You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-10-08 - 08:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot4.osadl.org (updated Tue Oct 08, 2024 00:44:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32712512233175,19sleep50-21swapper/519:08:535
32691432230170,20sleep20-21swapper/219:06:252
32711742227169,20sleep30-21swapper/319:07:473
32712552226173,17sleep00-21swapper/019:08:560
32712642220166,42sleep60-21swapper/619:09:016
32711482213186,17sleep40-21swapper/419:07:244
32691572212179,21sleep70-21swapper/719:06:387
32713252208172,23sleep10-21swapper/119:09:541
327171599320,30cyclictest3310324-21sh20:20:012
327171999310,30cyclictest3400265-21apt23:05:013
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional