You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 07:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot4.osadl.org (updated Sat Jul 27, 2024 00:44:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
28294002234174,48sleep00-21swapper/019:09:140
28294222233172,21sleep20-21swapper/219:09:312
28294132228168,20sleep40-21swapper/419:09:264
28272612222170,17sleep50-21swapper/519:06:225
28294352218188,20sleep60-21swapper/619:09:446
28294032217185,20sleep30-21swapper/319:09:163
28293922206175,19sleep10-21swapper/119:09:071
28292952205177,17sleep70-21swapper/719:07:447
282967699332,3cyclictest2851785-21sh19:50:004
2829676993227,4cyclictest2966666-21apt23:20:004
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional