You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-01-26 - 07:23

Intel(R) Celeron(R) CPU N2930 @ 1.83GHz, Linux 3.12.42-rt58 (Profile)

Latency plot of system in rack #8, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack8slot4.osadl.org (updated Mon Apr 15, 2019 12:45:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
243242754713,28sleep30-21swapper/307:08:553
340480566479,56exc_00000111_CO0-21swapper/007:06:040
242812481432,36sleep10-21swapper/107:08:201
242252441393,34sleep20-21swapper/207:07:412
2445999326,2cyclictest9989-21ssh11:30:240
2445999283,16cyclictest2544-21nscd09:31:060
2445999270,25cyclictest0-21swapper/009:55:120
2446199261,6cyclictest0-21swapper/210:58:112
2446199261,10cyclictest0-21swapper/210:32:542
2445999265,18cyclictest0-21swapper/010:06:150
2445999265,18cyclictest0-21swapper/010:00:100
2445999241,17cyclictest0-21swapper/011:20:070
2446199231,12cyclictest0-21swapper/212:25:532
2445999235,11cyclictest0-21swapper/009:20:120
2445999233,12cyclictest28287-21diskmemload12:15:000
2445999231,7cyclictest0-21swapper/010:21:040
24459992313,4cyclictest0-21swapper/008:21:130
2445999231,17cyclictest0-21swapper/011:12:410
2445999230,21cyclictest0-21swapper/012:31:380
2445999230,21cyclictest0-21swapper/012:18:210
2445999230,21cyclictest0-21swapper/012:04:520
2445999230,21cyclictest0-21swapper/009:44:020
2445999230,21cyclictest0-21swapper/009:15:080
2446299221,5cyclictest0-21swapper/310:24:183
2446299221,12cyclictest0-21swapper/312:25:033
2446199222,11cyclictest0-21swapper/211:02:332
2446199221,11cyclictest0-21swapper/212:34:532
2445999226,8cyclictest0-21swapper/010:00:420
2445999224,13cyclictest0-21swapper/010:16:560
2445999221,15cyclictest0-21swapper/011:08:290
24459992210,6cyclictest0-21swapper/010:27:330
2445999220,20cyclictest0-21swapper/012:36:050
2445999220,20cyclictest0-21swapper/010:49:210
2445999220,20cyclictest0-21swapper/010:44:510
2445999220,20cyclictest0-21swapper/009:22:450
2446299217,5cyclictest31911-21ssh09:14:263
2446299211,13cyclictest0-21swapper/311:17:043
2446299211,11cyclictest0-21swapper/311:54:403
24462992110,3cyclictest27724-21dmmpower09:50:063
2446199212,11cyclictest0-21swapper/212:24:282
2446199212,11cyclictest0-21swapper/208:12:292
2446199211,10cyclictest0-21swapper/211:07:402
2446199211,10cyclictest0-21swapper/210:43:482
2446199211,10cyclictest0-21swapper/209:34:492
2446199210,11cyclictest0-21swapper/210:49:432
2446099211,12cyclictest0-21swapper/112:20:371
2445999219,10cyclictest0-21swapper/011:59:060
2445999217,7cyclictest0-21swapper/010:52:410
2445999215,8cyclictest0-21swapper/011:03:520
2445999211,6cyclictest0-21swapper/011:53:230
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional