You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-11 - 03:28

x86 Intel Core i5-8365UE @1600 MHz, Linux 5.10.47-rt46 (Profile)

Latency plot of system in rack #8, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack8slot4.osadl.org (updated Sun Jun 11, 2023 00:44:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
12596262237179,20sleep10-21swapper/119:08:551
12594712229199,20sleep70-21swapper/719:06:457
12595702225178,15sleep30-21swapper/319:08:093
12596962222193,19sleep60-21swapper/619:09:566
12593982222189,22sleep20-21swapper/219:05:422
12595802217182,24sleep40-21swapper/419:08:184
12572772216186,20sleep50-21swapper/519:05:055
12594552209179,19sleep00-21swapper/019:06:290
14487692530,0sleep70-21swapper/722:50:027
14527572470,0sleep70-21swapper/722:52:417
1259927994646,0cyclictest0-21swapper/022:48:080
14102792450,0sleep60-21swapper/622:16:206
1259932994545,0cyclictest0-21swapper/100:28:041
13950802420,0sleep60-21swapper/622:04:596
1259936994242,0cyclictest1329908-21diskmemload22:44:542
1259936993737,0cyclictest0-21swapper/221:12:362
1259932993433,1cyclictest1329908-21diskmemload21:39:231
1259932993410,24cyclictest0-21swapper/123:52:181
1259951993333,0cyclictest0-21swapper/621:52:046
125995199330,2cyclictest0-21swapper/621:40:586
1259927993331,1cyclictest775-21runrttasks22:12:140
1259942993232,0cyclictest0-21swapper/423:44:214
1259942993232,0cyclictest0-21swapper/423:24:554
125993699310,31cyclictest0-21swapper/221:36:432
125993699310,30cyclictest1472281-21latency_hist23:10:012
1259927993131,0cyclictest0-21swapper/023:23:280
125995399300,29cyclictest1329908-21diskmemload23:12:167
125995399300,29cyclictest1329908-21diskmemload21:52:537
125995399300,1cyclictest108-21kswapd022:20:007
1259951993027,2cyclictest1451262-21awk22:50:346
125995199300,1cyclictest1532591-40updatedb.mlocat00:00:006
1259942993027,2cyclictest1478451-21latency_hist23:15:014
125994299300,29cyclictest0-21swapper/422:10:004
125993899300,29cyclictest0-21swapper/321:20:013
1259936993030,0cyclictest0-21swapper/222:08:112
1259936993028,2cyclictest0-21swapper/221:19:152
125993699300,29cyclictest1373757-21python321:45:312
125993699300,29cyclictest1349937-21ps21:25:402
125993699300,29cyclictest0-21swapper/221:45:002
125993699300,28cyclictest0-21swapper/222:22:122
1259932993030,0cyclictest0-21swapper/123:39:171
125993299300,29cyclictest0-21swapper/122:03:521
1259927993030,0cyclictest0-21swapper/022:06:110
1259927993028,1cyclictest1383276-21turbostat.cron21:55:000
125992799300,29cyclictest602-21rs:main0
125992799300,29cyclictest0-21swapper/023:25:220
125995399290,29cyclictest0-21swapper/723:17:177
125995399290,29cyclictest0-21swapper/722:40:057
125995399290,29cyclictest0-21swapper/722:31:367
125995399290,29cyclictest0-21swapper/722:25:547
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional