You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-01 - 11:56

x86 Intel Core i7-3770 @3400 MHz, Linux 3.18.69-rt75 (Profile)

Latency plot of system in rack #8, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack8slot5.osadl.org (updated Wed May 31, 2023 12:43:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2040726030,8sleep60-21swapper/606:58:366
332499580,30rtkit-daemon0-21swapper/707:02:467
2052425626,7sleep10-21swapper/107:00:161
2043125028,8sleep00-21swapper/006:58:540
2040625029,8sleep50-21swapper/506:58:355
2040325029,8sleep40-21swapper/406:58:344
2062824929,7sleep20-21swapper/207:01:452
2051724130,8sleep30-21swapper/307:00:103
2089799183,7cyclictest0-21swapper/709:16:367
2089799183,7cyclictest0-21swapper/708:28:047
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional