You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-02-11 - 00:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Mon Feb 10, 2025 12:43:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31599991918,1cyclictest60250irq/125-lan10:10:141
31599991917,1cyclictest60250irq/125-lan12:34:531
31599991917,1cyclictest60250irq/125-lan12:07:541
31603991818,0cyclictest329-21hwrng10:06:362
31599991818,0cyclictest60250irq/125-lan12:17:491
31599991818,0cyclictest60250irq/125-lan11:52:261
31599991818,0cyclictest60250irq/125-lan11:11:391
31599991818,0cyclictest60250irq/125-lan10:48:491
31599991818,0cyclictest60250irq/125-lan10:19:571
31599991818,0cyclictest60250irq/125-lan09:13:391
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional