You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 01:31

x86 Intel Celeron G1620 @2700 MHz, Linux 5.10.35-rt39 (Profile)

Latency plot of system in rack #8, slot #7
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Thu Jun 30, 2022 12:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7020991816,1cyclictest26682-21ssh10:17:360
702199170,16cyclictest0-21swapper/108:30:121
702199160,16cyclictest0-21swapper/111:16:341
702099160,1cyclictest8660-21x2golistsession11:54:310
702099160,16cyclictest0-21swapper/009:49:370
702099160,15cyclictest0-21swapper/011:15:580
702199150,15cyclictest0-21swapper/111:40:121
702199150,15cyclictest0-21swapper/110:38:371
702199150,0cyclictest0-21swapper/111:05:581
7020991515,0cyclictest0-21swapper/011:31:210
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional