You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 20:03

x86 Intel Celeron G1620 @2700 MHz, Linux 5.10.35-rt39 (Profile)

Latency plot of system in rack #8, slot #7
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Tue Feb 07, 2023 12:43:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3049799170,1cyclictest26158-21x2golistsession11:30:341
30497991614,1cyclictest3974-21diskmemload09:16:361
30497991614,1cyclictest26383-21rm11:05:471
30497991515,0cyclictest0-21swapper/110:29:541
30497991513,1cyclictest10258-21x2golistsession11:19:131
3049799150,15cyclictest0-21swapper/112:36:531
3049799150,14cyclictest3974-21diskmemload12:08:121
3049799150,14cyclictest18402-21x2golistsession08:38:221
30496991513,1cyclictest0-21swapper/012:01:210
3049699150,2cyclictest632-21irqbalance09:31:420
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional