You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-15 - 22:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Tue Jul 15, 2025 12:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
23890991919,0cyclictest60250irq/125-lan09:25:122
23890991917,2cyclictest60250irq/125-lan11:55:232
23890991817,1cyclictest60250irq/125-lan09:15:172
23890991816,2cyclictest60250irq/125-lan07:55:202
23890991816,2cyclictest60250irq/125-lan07:30:162
23890991716,1cyclictest60250irq/125-lan12:00:152
23890991716,1cyclictest60250irq/125-lan11:30:142
23890991716,1cyclictest60250irq/125-lan11:00:132
23890991716,1cyclictest60250irq/125-lan09:45:152
23890991716,1cyclictest60250irq/125-lan08:45:202
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional