You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-15 - 03:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Tue Jul 15, 2025 00:43:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
8148991918,1cyclictest60250irq/125-lan00:15:142
8148991818,0cyclictest60250irq/125-lan00:05:162
8148991817,1cyclictest60250irq/125-lan22:45:172
8148991817,1cyclictest60250irq/125-lan21:45:222
8148991817,1cyclictest60250irq/125-lan20:40:202
8148991817,1cyclictest60250irq/125-lan19:49:092
8148991717,0cyclictest60250irq/125-lan23:46:362
8148991717,0cyclictest60250irq/125-lan22:40:362
8148991717,0cyclictest60250irq/125-lan22:30:182
8148991716,1cyclictest60250irq/125-lan23:55:172
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional