You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-09-30 - 07:28
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot2 (updated Sat Sep 30, 2023 00:43:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
112662307270,24sleep20-21swapper/22
111522280243,24sleep30-21swapper/33
95742257186,38sleep00-21swapper/00
112052257186,26sleep10-21swapper/11
2306021630,1sleep10-21swapper/11
2771921540,1sleep31155599cyclictest3
1992521430,2sleep00-21swapper/00
168392580,8sleep091ksoftirqd/00
73832430,2sleep10-21swapper/11
288392410,3sleep30-21swapper/33
199732380,2sleep019977-21timerwakeupswit0
11555993012,4cyclictest35-21ksoftirqd/33
1155599288,8cyclictest35-21ksoftirqd/33
1155599288,4cyclictest35-21ksoftirqd/33
1155599286,4cyclictest35-21ksoftirqd/33
115842270,4sleep21155099cyclictest2
1155599278,4cyclictest35-21ksoftirqd/33
1155599277,4cyclictest35-21ksoftirqd/33
1155599269,7cyclictest35-21ksoftirqd/33
1155099268,16cyclictest20633-21idleruntime-cro2
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional