You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-06 - 19:51

x86 Intel Atom E640 @1000 MHz, Linux 3.18.11-rt7 (Profile)

Latency plot of system in rack #9, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack9slot4.osadl.org (updated Mon Feb 06, 2023 12:43:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
138261421385sleep0-21swapper/121:48:561
14158991214cyclictest22292-21fschecks_count22:14:340
13994111462sleep0-21swapper/021:49:080
14158991119cyclictest0-21swapper/001:24:470
14158991118cyclictest0-21swapper/002:39:450
14158991114cyclictest74-21mmcqd/002:34:240
14158991109cyclictest0-21swapper/002:49:360
14158991109cyclictest0-21swapper/001:19:320
14158991108cyclictest0-21swapper/022:24:110
141589911011cyclictest7338-21ntp_states23:09:530
14158991087cyclictest0-21swapper/022:49:340
14158991068cyclictest0-21swapper/023:29:440
14158991058cyclictest0-21swapper/022:24:490
141589910513cyclictest0-21swapper/001:14:340
14158991048cyclictest0-21swapper/000:19:150
14158991048cyclictest0-21swapper/000:19:150
14158991039cyclictest0-21swapper/000:19:290
14158991038cyclictest0-21swapper/022:09:110
14158991029cyclictest12107-21/usr/sbin/munin23:24:580
141589910258cyclictest0-21swapper/000:09:260
14158991024cyclictest15992-21diskstats21:54:340
14158991023cyclictest8885-21open_files23:14:500
14158991023cyclictest18551-21/usr/sbin/munin01:49:470
14158991023cyclictest15658-21latency_hist21:54:100
14158991018cyclictest0-21swapper/002:24:460
141589910147cyclictest6950irq/18-mmc001:44:540
14158991013cyclictest24725-21/usr/sbin/munin02:09:500
14158991009cyclictest0-21swapper/021:59:390
14158991009cyclictest0-21swapper/002:59:420
1415899988cyclictest0-21swapper/022:37:280
1415899988cyclictest0-21swapper/003:04:410
1415899988cyclictest0-21swapper/001:08:330
14158999859cyclictest74-21mmcqd/000:34:150
14158999859cyclictest74-21mmcqd/000:34:150
14158999810cyclictest0-21swapper/002:59:190
1415899963cyclictest30199-21cat00:44:160
14158999610cyclictest0-21swapper/022:42:550
14158999550cyclictest6950irq/18-mmc023:44:140
14158999549cyclictest0-21swapper/002:04:500
14158999549cyclictest0-21swapper/000:39:150
1415899953cyclictest2360-21latency_hist00:59:160
14158999512cyclictest0-21swapper/022:44:130
1415899949cyclictest0-21swapper/001:44:170
1415899948cyclictest0-21swapper/022:29:520
1415899938cyclictest0-21swapper/003:14:420
1415899933cyclictest20348-21latency_hist23:54:140
14158999313cyclictest0-21swapper/023:59:500
14158999313cyclictest0-21swapper/023:59:500
14158999311cyclictest0-21swapper/022:59:320
1415899927cyclictest0-21swapper/023:04:470
14158999210cyclictest0-21swapper/001:39:170
14158999169cyclictest0-21swapper/001:09:430
14158999147cyclictest6950irq/18-mmc022:09:470
14158999147cyclictest6950irq/18-mmc001:04:160
1415899909cyclictest0-21swapper/001:54:350
14158998952cyclictest6950irq/18-mmc002:19:180
7050880irq/18-mmc10-21swapper/102:37:261
1415899888cyclictest0-21swapper/022:54:510
1415899888cyclictest0-21swapper/002:47:260
14158998849cyclictest6950irq/18-mmc001:59:490
14158998810cyclictest0-21swapper/003:09:430
1415899879cyclictest0-21swapper/023:19:330
1415899876cyclictest0-21swapper/002:29:590
14158998710cyclictest0-21swapper/023:34:520
14159998617cyclictest1-21systemd02:02:551
1415899869cyclictest0-21swapper/001:31:240
1415899868cyclictest0-21swapper/000:49:040
1415899868cyclictest0-21swapper/000:49:040
1415899857cyclictest0-21swapper/002:22:250
14159998431cyclictest290-21dbus-daemon23:59:511
14159998431cyclictest290-21dbus-daemon23:59:511
14159998410cyclictest0-21swapper/122:01:311
1415999837cyclictest0-21swapper/102:21:071
14159998328cyclictest21964-21wget22:14:251
14159998317cyclictest304-21runrttasks02:52:351
1415899839cyclictest0-21swapper/000:53:580
1415999829cyclictest0-21swapper/121:54:321
1415999829cyclictest0-21swapper/101:26:531
1415999827cyclictest0-21swapper/102:10:031
1415899824cyclictest18799-21latency_hist23:49:140
1415899824cyclictest18799-21latency_hist23:49:140
1415999818cyclictest0-21swapper/123:29:521
1415999818cyclictest0-21swapper/100:26:331
1415999817cyclictest0-21swapper/123:25:481
14159998127cyclictest431-21systemd-journal22:50:491
14159998121cyclictest30914-21cat02:29:461
14159998115cyclictest0-21swapper/122:10:021
1415899819cyclictest0-21swapper/000:06:260
1415999808cyclictest0-21swapper/123:44:441
1415999808cyclictest0-21swapper/123:44:441
1415999808cyclictest0-21swapper/122:44:291
1415999808cyclictest0-21swapper/122:19:501
1415999808cyclictest0-21swapper/103:14:171
1415999808cyclictest0-21swapper/100:55:351
1415999808cyclictest0-21swapper/100:32:311
1415999808cyclictest0-21swapper/100:32:311
1415999807cyclictest0-21swapper/102:58:581
1415999807cyclictest0-21swapper/101:52:431
1415999807cyclictest0-21swapper/100:44:571
1415999807cyclictest0-21swapper/100:44:571
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional