You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-12 - 13:03

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot4s (updated Sat Jul 12, 2025 00:59:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
161622622575,32sleep00-21swapper/019:22:030
162462507419,73sleep10-21swapper/119:22:591
1650599208178,6cyclictest18377-21munin-run19:30:000
894021160,2sleep18939-21aten_r4power_cu00:15:121
161622960,4sleep00-21swapper/022:08:050
143052940,9sleep11650699cyclictest00:20:171
102862940,4sleep016503-21cyclictest22:01:330
60012790,5sleep1201rcuc/123:05:011
173722640,5sleep117335-21ssh23:50:141
296402620,9sleep01650599cyclictest19:55:320
265312560,3sleep041ktimersoftd/019:50:010
187932450,8sleep01650599cyclictest21:36:580
1650699456,6cyclictest22-21ksoftirqd/100:30:321
312742411,36sleep131287-21sh00:37:531
1650699402,4cyclictest81rcu_preempt21:30:291
1650699397,4cyclictest81rcu_preempt21:16:381
1650699397,4cyclictest81rcu_preempt21:16:381
102582391,34sleep110272-21ssh21:28:351
308623813,6sleep03-21ksoftirqd/021:20:330
1650699389,5cyclictest81rcu_preempt19:50:251
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional