You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-05-29 - 02:18
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack9slot4.osadl.org (updated Tue May 28, 2024 12:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
22945113675sleep0-21swapper/110:38:571
23032991124cyclictest10207-21latency_hist15:09:060
23032991098cyclictest0-21swapper/012:59:260
23032991095cyclictest16005-21diskstats11:59:190
22804110974sleep0-21swapper/010:38:520
23032991079cyclictest0-21swapper/014:59:150
23032991069cyclictest15043-21aten_r9power_en15:24:150
23032991044cyclictest9763-21latency_hist13:24:030
230329910410cyclictest9843-21latency_hist13:24:030
23032991038cyclictest0-21swapper/011:29:000
23032991034cyclictest32399-21latency_hist11:09:000
23032991033cyclictest7524-21cat13:14:330
23032991014cyclictest74-21mmcqd/011:44:000
23032991013cyclictest2353-21latency_hist14:44:050
23032991003cyclictest29265-21latency_hist10:58:590
23032999946cyclictest19503-21runrttasks15:38:060
2303299994cyclictest31256-21latency_hist12:49:030
2303299993cyclictest5068-21latency_hist13:09:030
2303299988cyclictest0-21swapper/012:19:010
2303299983cyclictest18856-21hostname12:09:110
2303299978cyclictest0-21swapper/012:39:350
2303299978cyclictest0-21swapper/012:24:010
23032999758cyclictest6950irq/18-mmc015:24:060
2303299969cyclictest0-21swapper/015:54:430
2303299967cyclictest2631-21ps11:15:000
23032999655cyclictest74-21mmcqd/013:34:030
2303299963cyclictest28994-21latency_hist16:09:080
2303299963cyclictest19888-21cstates15:39:220
2303299949cyclictest0-21swapper/014:19:360
2303299944cyclictest24267-21latency_hist15:54:070
2303299938cyclictest0-21swapper/014:34:050
23032999314cyclictest0-21swapper/014:24:270
23032999313cyclictest23023-21cyclictest12:54:300
2303299923cyclictest1516-21latency_hist11:13:590
2303299918cyclictest0-21swapper/011:34:350
2303299914cyclictest74-21mmcqd/012:39:020
2303299909cyclictest0-21swapper/014:49:250
23032999057cyclictest74-21mmcqd/013:39:040
2303299899cyclictest0-21swapper/013:59:390
2303299897cyclictest0-21swapper/011:44:450
2303299889cyclictest0-21swapper/015:14:250
2303299889cyclictest0-21swapper/013:09:130
2303299884cyclictest0-21swapper/010:59:190
23032998837cyclictest26566-21dmesg10:49:180
2303299883cyclictest14036-21latency_hist11:54:010
23032998753cyclictest0-21swapper/014:14:290
2303299867cyclictest15445-21ntp_states13:39:380
23032998612cyclictest3995-21latency_hist14:49:060
2303299859cyclictest0-21swapper/010:39:320
23032998549cyclictest74-21mmcqd/014:54:250
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional