You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 20:08

x86 Intel Celeron G1620 @2700 MHz, Linux 5.4.17-rt9 (Profile)

Latency plot of system in rack #9, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack9slot5.osadl.org (updated Tue Feb 07, 2023 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
158002460,0sleep00-21swapper/007:50:020
301702440,0sleep10-21swapper/110:13:201
20382430,0sleep00-21swapper/011:47:240
127372410,0sleep10-21swapper/111:55:141
10722410,0sleep00-21swapper/010:15:230
85572340,1sleep08555-21sendmail07:39:580
2294022315,4sleep00-21swapper/006:29:080
64442200,0sleep10-21swapper/111:27:481
221762196,9sleep10-21swapper/106:26:591
264599170,0rtkit-daemon2644-21rtkit-daemon06:40:281
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional