You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-14 - 14:16
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack9slot6.osadl.org (updated Sun Apr 14, 2024 00:54:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3801:23:405033
36,01:23:025032
38,01:23:025031
24,01:23:025030
001:23:025026
0,01:23:025025
0,01:23:025024
0,01:23:025023
0,01:23:025022
0,01:23:025021
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional